## Pushing the boundaries of SYCL with hipSYCL

Aksel Alpay Heidelberg University



IWOCL '22

#### About SYCL

## SYCL origins



SYCL started its life as higher-level model for OpenCL!

- ► In SYCL 1.2.1, there's a 1:1 mapping from SYCL objects to OpenCL objects
  - sycl::queue wraps OpenCL command queue
  - sycl::device wraps OpenCL device
  - ▶ ...
- SYCL task graph mostly handled by OpenCL out-of-order queues and dependencies
- ► host compilation pass compiles kernels as fallback using pure C++
  - Generally not intended for performance.
- ► An additional device compiler pass extracts kernels and generates SPIR/SPIR-V
- ► SYCL runtime passes SPIR/SPIR-V to OpenCL.

Even though there are now other backends apart from OpenCL, most implementations have this design in their DNA.






- ► hipSYCL has always been independent from traditional SYCL interpretations
- ► Never had OpenCL backend...

hipSYCL has always been about exploring other interpretations of SYCL. (subject of this talk)

Introduction to hipSYCL







- Multi-backend architecture
- Aggregates multiple toolchains
  - OpenMP / clang CUDA / clang HIP / clang SYCL / nvc++

https://github.com/ <sup>PUs</sup> /hipSYCL/featuresupport


Optional lambda naming	🗸 (PR)
Subgroups	🗸 (PR)
In-order queues	🗸 (PR)
Explicit dependencies ( depends_on() )	🗸 (PR)
Backend interop API	🗸 (PR)
Reductions	🗸 (PR)
Group algorithms	🗸 (PR)
New device selector API	🗸 (PR)
Aspect API	🗸 (PR)
Deduction guides	🗸 (PR)
atomic_ref	🗸 (PR)

USM / reductions / subgroups / group algorithms / optional lambda naming / ... https://github.com/ illuhad/hipSYCL

- ► Open source
- Used in production by large projects
- Extensions such as buffer-USM interoperability
- Supported by SYCL libraries, e.g. oneMKL
- Supports most of SYCL 2020


#### Multi-backend runtime





## Supported compilation flows






▶ Pure library flow: syclcc --hipsycl-targets="omp" --hipsycl-cpu-cxx=...

clang flow: syclcc --hipsycl-targets="omp;cuda:<archs>;hip:<archs>;spirv"

## Supported compilation flows





syclcc --hipsycl-targets="cuda-nvcxx"

#### Moving beyond OpenCL

...Towards a multi-backend interpretation of SYCL (now part of SYCL 2020)

#### See also this talk on SYCL 2020 backend interoperability:

#### Using Interoperability Mode in SYCL 2020

+ View Abstract

Speaker: Aksel Alpay (Heidelberg University)

Co-Authors: Thomas Applencourt (Argonne National Laboratory), Gordon Brown (Codeplay Software), Ronan Keryell (AMD) and Greg Lueck (Intel)

SYCL | Technical Presentation: 139 |



## Moving beyond OpenCL



- hipSYCL has pioneered SYCL beyond OpenCL using HIP and CUDA backends already in 2018 (this idea is now in SYCL 2020).
- ► Focus on integration with what is best supported by hardware vendors (performance, debuggers, profilers, ...)
- Make SYCL independent from direct vendor support
- ► It is a myth that SYCL support from HW vendors is needed for stability/performance/... !
  - Don't confuse SYCL with OpenCL, where HW vendors generally need to provide an implementation.
  - Everybody can build a SYCL implementation that compiles to some IR, which is then optimized by HW vendor compute stacks!

hipSYCL goes one step further: Integration with vendor toolchains and programming models enables mix-and-match of programming models inside kernels!

```
HIPSYCL_KERNEL_TARGET void
       cuda_optimized() {
     __shared__ int cuda_shared_mem
                                           q.parallel_for(range, [=](auto
                                        2
         [16];
                                               idx){
     // some work here
                                             __hipsycl_if_target_host(
3
                                        3
     syncthreads();
                                               host_optimized();
                                        4
                                             );
5
                                        5
                                             __hipsycl_if_target_cuda(
   void host_optimized(){
                                        6
   #ifdef _OPENMP
                                                cuda_optimized();
                                             ):
8
     #pragma omp simd
                                        8
     for(int i = 0; i < 16; ++i) {</pre>
                                             hipsycl_if_target_hip(
9
                                        9
       // Some work
                                               . . .
     }
                                             ):
   #else
                                             hipsycl if target spirv(
                                               regular_sycl_version();
     // Use CPU vector intrinsics,
                                        13
     // or call external libraries
                                             );
14
                                        14
                                           });
   #endif
                                        15
16
   }:
```

# Backend interoperability at source level



This enables:

- Gradual transition from e.g. CUDA code to SYCL code (can keep kernel code in CUDA during transition)
- ► Optimized code paths for backends, including support for language extensions
- Use optimized libraries from vendor-specific ecosystems in kernels (e.g. AMD rocPRIM, NVIDIA CUB)
- ► When usage is guarded by appropriate macros (e.g. \_\_HIPSYCL\_), code can remain portable across SYCL implementations.

#### Making the SYCL ecosystem robust

... by riding on top of vendor-supported compilers!

## Use vendor-supported compilers



Mature support:	Experimental:
HIP-clang	DPC++
Vendor-provided OpenMP compilers	CUDA using nvc++

hipSYCL can ride on top of vendor-supported compilers from AMD/NVIDIA/Intel

- ► Day 1 hardware support
- ► Leverage vendor hardware expertise
- ► Kernel performance on par with vendor programming models



# Library-only backend/implementation: Implementing SYCL as a library for a third-party compiler (explicitly allowed in the SYCL 2020 specification)

- ► Important pillar to allow SYCL on vendor-supported compilers!
- Can be important for portability! (hipSYCL OpenMP backend runs on practically any CPU)
- SYCL 2020 specification: Mainly intended to run on the host; not primarily for performance
  - ► hipSYCL is pushing the idea of a library-only host backend for **performance** 
    - OpenMP backend can deliver competitive performance for many applications!
  - ► hipSYCL is pushing the idea of library-only backends for accelerators.

## Library-only backends for accelerators



- ► No reason why library-only backends should have to remain limited to the host!
- ► A compiler does not need a lot to be able to support SYCL
  - Pure C++ in kernels (no attributes like CUDA \_\_device\_\_)
  - Heterogeneous execution model reasonably similar to SYCL/OpenCL/CUDA
- hipSYCL's library-only NVC++ CUDA backend is the first library-only device backend in a major SYCL implementation

#### How Much SYCL Does a Compiler Need? Experiences from the Implementation of SYCL as a Library for nvc++



#### + View Abstract

Speaker: Aksel Alpay (Heidelberg University) Co-Authors: Vincent Heuveline (Heidelberg University)

## The flexibility of SYCL



#### What is SYCL? What does it want to be?

- ► A full blown compiler and toolchain in itself? (Common interpretation)
  - More control (is it needed?)
  - Requires more effort to develop
  - Requires more effort and time for widespread adoption/upstreaming
- ► A portability library layer for third-party compilers? (similarly to e.g. Kokkos)
  - Easy to deploy and develop
  - Dependency on quality and features exposed by other models/compilers
- Something in between? (hipSYCL has characteristics from both)

#### All of those are possible (and allowed by the specification)!

hipSYCL is actively exploring this.

## Issues with library-only implementations



The SYCL 2020 specification contradicts itself!

- ► Explicitly allows library-only implementations
- A couple of features are not/not well implementable for library-only implementations (attributes, kernel introspection)

Most noticable:

- ► parallel\_for(range) model is efficiently implementable everywhere ©
- The parallel\_for(nd\_range) model is notoriously difficult to implement for library-only host implementations.
- The SYCL 1.2.1 hierarchical parallel\_for model (discouraged in SYCL 2020) is notoriously difficult to implement on GPUs, and might be impossible to implement on GPUs for library-only implementations.

#### hipSYCL's scoped parallelism

The case for a new programming model in SYCL

#### Why do we need a new model?



- We need a model that exposes the functionality of parallel\_for(nd\_range), but works well for all implementation choices on all hardware!
- ► We need a model that is flexible enough to adapt to all hardware architectures
  - Different levels of parallelism on different backends/hardware (e.g. on CPU: NUMA nodes, cores, SIMD units)
  - ► Towards flexible group hierarchies as in CUDA cooperative groups
- ► Backends need to be able to expose hardware-specific hierarchies of parallelism
- $\Rightarrow$  Scoped parallelism available in hipSYCL.

## hipSYCL scoped parallelism

ι١.



https://github.com/illuhad/hipSYCL/blob/develop/doc/scoped-parallelism.md

```
sycl::gueue{}.parallel(num work groups, logical group size,
   [=](auto group){
2
     // Note that the group argument is of generic auto type;
3
     // this allows the implementation to provide arbitrary group
4
     // types that are optimized for the backend.
5
     sycl::distribute_groups(group, [&](auto subgroup){
6
       sycl::distribute_groups(subgroup, [&](auto subsubgroup){
8
         sycl::distribute_groups(sububgroup, [&](auto subsubgroup){
9
           // distribute_items() to make sure code is executed for each
               logical item
           sycl::distribute_items(subsubsubgroup, [&](sycl::s_item<1>
               logical_idx){
11
             . . .
           }):
         }):
       }):
14
```


```
q.submit([&](sycl::handler& cgh){
                      sycl::accessor data{buff, cgh};
  2
                      cgh.parallel(input size / Group size, Group size,
  3
                              [=](auto grp){
  Δ
                              sycl::local_memory_environment<int[Group_size]>(grp,
                                       [&](auto& scratch){
  6
                                               sycl::distribute_items(grp, [&](sycl::s_item<1> idx){
  7
                                                       scratch[idx.get_local_id(grp, 0)] = data[idx.get_global_id(0)];
  8
                                              }):
  9
                                              sycl::group_barrier(grp);
                                              for(int i = Group_size / 2; i > 0; i /= 2){
                                                       sycl::distribute_items_and_wait(grp,
                                                       [&](svcl::s item<1> idx){
14
                                                                size_t lid = idx.get_innermost_local_id(0);
                                                               if(lid < i)</pre>
16
                                                                        scratch[lid] += scratch[lid+i]:
                                                           });
18
                                               }
19
                                              sycl::single_item(grp, [&](){
                                                      data[grp.get_group_id(0)*Group_size] = scratch[0];
21
                                              \{1\}; \{1\}; \{2\}; \{2\}; \{2\}; \{2\}; \{2\}; \{3\}; \{2\}; \{3\}; \{2\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\}; \{3\};
```

#### Getting performance on CPUs without OpenCL

... if you have to use parallel\_for(nd\_range).

How do other compiler-based SYCL implementations target CPU?





Problem is offloaded to OpenCL: OpenCL gets SPMD-style IR, and then performs required compiler transformations.

- ► Requires OpenCL CPU implementation which may be a portability issue
- ► More difficult to deploy due to OpenCL dependency
- ► Locks into using OpenCL runtime. What if we want to use TBB, or OpenMP, ...?


## New accelerated CPU support in hipSYCL



Idea: Pull compiler transformations directly into the SYCL compiler



- Leverage existing hipSYCL LLVM clang plugin and add IR transformations during the host pass
- ► No dependency on OpenCL works wherever LLVM works
- ► Just looks for specific attributes that mark functions that need to be considered as kernel entrypoints. Can be used with any C++ CPU runtime (TBB, OpenMP, ...)
- ► Retain many advantages of library-only implementations



#### See the poster for details!

## Exploring Compiler-aided nd-range Parallel-for Implementations on CPU in hipSYCL



#### + View Abstract

Speaker: Joachim Meyer (Saarland University) Co-Authors: Aksel Alpay, Holger Fröning and Vincent Heuveline (Heidelberg University)

SYCL | Poster: 210 |

## hipSYCL compileraccelerated CPU performance



- ► Tested on AMD, Intel, ARM (ThunderX2, A64fx)
- Competitive performance compared to OpenCL (pocl)
- ► Comes with any hipSYCL 0.9.2+
- New in SYCL ecosystem: Run SYCL kernels efficiently on any CPU supported by LLVM!


#### A modern SYCL runtime

#### Stepping back from the traditional OpenCL-style mappings

#### **Queue design**



Traditionally, one SYCL queue is mapped to one backend queue



- hipSYCL decouples SYCL queues from backend objects!
- Backends maintain queue pool (if queue-based)
- Scheduler distributes work from all queues across backend resources

## Consequences of queue decoupling



- ► Performance and concurrency of operations is independent of the number of user queues → consistent performance
  - Why should the user have to worry about the number of queues they construct in a high-level model like SYCL?
- Scheduler can make stronger assumptions about execution behavior (number of backend queues can be tied to hardware capabilities)

See hipSYCL extracting concurrency in action!

#### **Emprical Measures of SYCL Concurrency**

## E

#### + View Abstract

Speaker: Thomas Applencourt (Argonne National Laboratory) Co-Authors: Abhlaek Bagusetty (Argonne National Laboratory) and Aksel Alpay (Heidelberg University) SVCI Locket 201

### What is a queue?



- In hipSYCL, a queue is a light-weight object that does not represent actual backend execution resources
- ...instead, is a mechanism to append work to the global SYCL task graph, and synchronize groups of tasks using queue::wait()
- ► Better name might be task\_collection...
- ► This has substantial consequences!

# A queue does not have to be tied to a device!



```
sycl::queue q{some_device, sycl::property::queue::in_order{}};

q.parallel_for(/* runs on some_device */);
q.submit({sycl::property::command_group::hipSYCL_retarget{other_device}},
[&](sycl::handler& cgh){
    cgh.parallel_for(/* runs on other_device*/);
});
q.wait();
```

- Convenient if most operations on a queue should go to a specific device, with some exceptions.
- Single queue::wait() can synchronize operations distributed across multiple devices
- ► in-order queue can enforce in-order behavior across multiple devices

## **Multi-device queues**



Have hipSYCL distribute a task graph automatically across the system!

```
// User can also specify the list of devices to schedule to.
sycl::queue q{sycl::system_selector_v};
//kernels may be executed on different devices
q.parallel_for(...);
q.parallel_for(...);
q.parallel_for(...);
```

- ► Works, but don't expect good performance yet from the scheduling ☺
- ► Generalization of extracting concurrency from a single device
- Remark: Reinterpreting a sycl::queue as a task collection also makes it apparent that SYCL graphs can be implemented with minimal additions to the queue interface.

#### Context



- ► sycl::context is similarly decoupled from backend contexts
- Prevents performance bugs (sycl::queue() constructing new context)
- Unclear what a sycl::context should be...

## Subbuffers are an unnecessary OpenCL concept



- Needed to allow the runtime to execute kernels concurrently that use the same data
  - ► Disjoint accessor ranges is not enough per the specification ☺
- ▶ ...but it is in hipSYCL!
- ► hipSYCL tracks buffer data state below buffer granularity
- ► Fundamental difference in how buffer support in the runtime is designed

## hipSYCL buffer pages



```
sycl::buffer<int, 2> buff{sycl::range{size, size},
     sycl::property::buffer::hipSYCL_page_size<2>{
3
       sycl::range{page size, page size}};
     // hipSYCL runtime will attempt to execute concurrently
   q.submit([&](sycl::handler& cgh){
     sycl::accessor<int, 2> acc{buff, cgh,
        range{page_size, page_size}, id{0,0}};
8
     cgh.parallel for(...);
   }):
   q.submit([&](sycl::handler& cgh){
     sycl::accessor<int, 2> acc{buff, cgh,
        range{page_size, 10*page_size}, id{page_size,0};
     cgh.parallel_for(...);
14
   }):
15
```

Kernels may run concurrently if their accessors access different pages

#### Conclusion



It is important to rethink SYCL independently of its history as OpenCL abstraction layer!

- From its inception, hipSYCL has been exploring new ways of designing SYCL implementations
- …non-OpenCL backends
- ► ...Riding on top of vendor-supported compilers
- ...device library-only backends, and the idea of aggregating multiple toolchains
- ► ...New programming models like scoped parallelism
- …CPU acceleration of kernels without OpenCL
- …Decoupling backend objects from SYCL objects (like queue) leading to multi-device queues

And there is more!

#### More features



```
int* input = ...; sycl::queue q;
// Asynchronous buffers & factory functions
auto b = sycl::make_async_view(input, size, q);
auto c = sycl::make_sync_buffer(size);
g.submit([&](sycl::handler& h){
sycl::raw_accessor r{b, cgh}; // Light-weight accessors
cgh.parallel_for(...);
}); q.wait();
// Buffer-USM interop
void* data = b.get_pointer(q.get_device());
```

- ▶ Plus many standard SYCL 2020 features
- ► Wide-range of supported hardware
- Support for oneAPI components like oneMKL

#### Exploring the Possibility of a hipSYCL-based Implementation of oneAPI

#### + View Abstract



...and more to come!

- ► Single compilation pass for host and all targeted devices
- ► Integrated profiling functionality for SYCL task graphs

▶ ...

All features are available on github! https://github.com/illuhad/hipSYCL