## (intel) **CREATING HIGH PERFORMANCE APPLICATIONS WITH INTEL'S FPGA SDK** FOR OPENCL<sup>TM</sup> Presenter: Andrew Ling, Ph.D., Machine Learning Engineering

Manager

Authors: Andrew Ling Ph.D., Davor Capalija Ph.D., Utku Aydonat Ph.D., Shane O'Connell, Gordon Chiu



Performance tests and ratings are measured using specific computer systems and/or components and reflect the approximate performance of Intel products as measured by those tests. Any difference in system hardware or software design or configuration may affect actual performance. Buyers should consult other sources of information to evaluate the performance of systems or components they are considering purchasing. For more information on performance tests and on the performance of Intel products, visit <u>Intel Performance Benchmark Limitations</u>.

Some Results have been simulated and are provided for informational purposes only. Results were derived using simulations run on an architecture simulator. Any difference in system hardware or software design or configuration may affect actual performance.

Intel does not control or audit the design or implementation of third party benchmarks or websites referenced in this document. Intel encourages all of its customers to visit the referenced websites or others where similar performance benchmarks are reported and confirm whether the referenced benchmarks are accurate and reflect performance of systems available for purchase.





### What's in my FPGA?







#### Performance in the Data Centre

< Towards more parallelism through spatial computing



Intel<sup>®</sup> Xeon<sup>®</sup> processor E7 v4 product family: up to 24 Cores Intel<sup>®</sup> Xeon<sup>®</sup> Phi Processor Family: up to 72 Cores Intel<sup>®</sup> Stratix 10: up to 5510 equivalent logic elements



# ACHIEVING 1TFLOP PERFORMANCE ON Arria 10 with opencl

## Why are FPGAs great for SGEMM? (Intel® Arria® 10)

- **1 TFLOP** floating point performance in mid-range part
- 35W total device power
- FP32 DSP Support Use every DSP, every clock cycle compute spatially

**8 TB/s** internal memory bandwidth to keep the state on chip!

- Exceeds available external bandwidth by factor of 50
- Random access, low latency (2 clks)
- Place all data in on-chip memory compute temporally



Fine-grained & low latency between compute and memory



Insights for best possible performance for SGEMM

#### Architecture can map to the algorithm

# Regular 2D-based spatial architectures map well to FPGA

#### On-die memory leads to efficient data processing





## **MAP ARCHITECTURE TO ALGORITHM**

## Insight #1: Map Architecture to Algorithm

Local memory architecture and register connectivity reconfigurable

- Can create custom data reordering optimizations
- Can create custom caches!





#### Vector multiplication



multiplication



*Common technique:* multiply-and-accumulate

basic DSP mode on A10





#### intel 12

#### Parallel computation: multiply more vectors in parallel

More multipliers and adders





#### Parallel computation: multiply more vectors in parallel

More multipliers and adders



Load : MAC = 2



Data reuse: multiply blocks (not individual vectors)

Better use of off-chip bandwidth



Need 3 loads every cycle (from 3 vectors) to feed 2 MACs

Load : MAC = 1.5



Data reuse: multiply blocks and interleave

Better use of off-chip bandwidth



Need 4 loads every 2 cycles (from 4 vectors) to feed 2 MACs

Load : MAC = 1



### Systolic Array

- 2 dimensional array of processing elements (PEs)
- Regular structure, localized processing and storage





### Systolic Array

Forwarding pipelines instead of fan-outs

Also called daisy chains





#### Systolic Array

#### And then interleave in both dimensions







# CREATE SPATIALLY REGULAR ARCHITECTURE

## Insight #2: Create spatially regular architecture

Systolic array maps well to 2D Reconfigurable Logic plane

- Makes job "easy" for hardware compiler tools
- Be mindful of interface placement and architecture interaction with interfaces





#### Every PE is a kernel

Every feed/drain is a kernel

#### Communicate via OpenCL channels

- Vendor specific extensions
- Elastic, latency-insensitive, allows for concurrent execution and data sharing

#### Spatial data-flow model

Similar to Khan networks





10x16 array, dot8 PEs

10 + 16 feeders

~200 kernels

Initially generated using a script





#### Kernel Replication with num\_compute\_units

Step #1: Design an efficient kernel

Step #2: How do we replicate it with OpenCL?



get\_compute\_id(1);



#### Kernel Replication with num\_compute\_units





### Kernel Replication with num\_compute\_units

Topology can be expressed with software constructs

Channel connections specified by compute IDs

}

```
channel float4 ch PE row[4][4];
channel float4 ch PE col[4][4];
channel float4 ch PE row side[4];
channel float4 ch PE col side[4];
  _attribute__((num_compute_units(4,4)))
kernel void PE() {
   row = get_compute_id(0);
   col = get compute id(1);
   float4 a,b;
   if (row==0)
     a = read channel(ch PE col side[col]);
   else
     a = read channel(ch PE col[row-1][col]);
   if (col==0)
      ...
```





2D PE array

1D feeder array (2x)

1D drain array





2D PE array

1D feeder array (2x)

1D drain array





2D PE array

1D feeder array (2x)

1D drain array

Programmer writes 7 kernels

Currently ~700 lines of code

With further compiler improvements can be cut down to ~500 lines of code







## **TAKE ADVANTAGE OF ON-DIE MEMORY**

## Insight #3: Take advantage of on-die memory

Leverage plentiful internal memory BW (8 TB/s)

- Can create 100% DSP efficiency
- Can reduce external memory BW requirements by several orders of magnitude





32

### **Off-chip Mem BW Limitations**



#### Dot8 based PE

float8 data-paths

#### 10 rows

16 columns

BW for each PE row/column

- 32 B/cc → 32B \* 10 \* 16 / cc = 5120B / cc
- At 400 MHz → 2048 GB/s



### Data Reuse via Matrix Blocking

10 rows

- 10 row feeders
- 16 columns
- 16 column feeders

Matrix A block size:

• 320 x 128 floats

Matrix B block size:

• 128 x 512 floats





#### Matrix A Block: Banked Across Row Feeders





#### 1 TFLOPS on Arria 10 – 1150

	Arria 10
Board throughput, FP32	1010 GFLOPS
Power	21.5 W
Clock Frequencey	365 MHz
DSPs	1408 (93%)
ALMs	234K (55%)
Registers	710K
Block Rams (M20Ks)	2176 (80%)





# CONVOLUTIONAL NEURAL NETS ON FPGAS

#### **Rise of Convolutional Neural Nets**



Convolutions validated as a practical means of tackling deep learning classification problems.

FPGAs are known to be efficient when performing convolutions.







#### One Architecture Any Device Any Market



Leverages 3 insights from SGEMM:

- Customized Spatial architecture that optimizes data accesses and creates efficient dataflow
- Creates large double-buffer to store all feature maps on-die
- Creates a systolic PE array to map nicely on 2D Spatial Logic Array on FPGA

#### Intel® Deep Learning Accelerator on FPGA





They perform the dot-product of feature data with filter data and accumulate the result.





They perform the dot-product of input data with filter data and accumulate the result.

Problem: Can only do <u>one</u> dot32 every 4-cycles.





They perform the dot-product of input data with filter data and accumulate the result.

Problem: Can only do one dot32 every 4-cycles.

Solution: Do <u>four</u> dot32's every 4-cycles.



 In a 32x32 configuration, each convolution kernel receives 32 floats of feature data and 32 floats of filter data.



kernel vold PE() {	
<pre>for(int cycle = 0; cycle &lt; total cycles; cycle++) {</pre>	outer loop
<pre>float accum[INTERLEAVE];</pre>	accumulator
<pre>for(int interleave = 0; interleave &lt; INTERLEAVE; interleave++) {</pre>	interleave loop
convolution control cont = read channel intel ( control channel [k] );	read control
<pre>float vec t filter = filter cache[cont.filter addr];</pre>	read filter
<pre>float vec t feature = read channel intel(feature channel[k][vec]);</pre>	read feature
<pre>float dot = 0;</pre>	
<pre>#pragma unroll</pre>	
for (int $c = 0$ ; $c < C$ VECTOR; $c++$ ) {	dot-product
<pre>dot += feature.v[c]<sup>*</sup> filter.v[c];</pre>	
<pre>float conv = cont.reset ? dot[vec] : accum[0][vec] + dot[vec];</pre>	accumulate
<pre>#pragma unroll</pre>	$\neg$
<pre>for(int i = 0; i &lt; INTERLEAVE-1; i++)</pre>	
<pre>accum[i][vec] = accum[i+1][vec];</pre>	shift accumulators
<pre>accum[INTERLEAVE-1][vec] = conv[vec];</pre>	
<pre>if( cont.send ) write_channel_intel( output_channel[k][vec], conv[vec] );</pre>	send output





# DEEP LEARNING ACCELERATOR PERFORMANCE

#### **CNN Acceleration on FPGA through the Ages**





#### Acknowledgements

Special thanks to the HLD team on making SGEMM happen:

Dr. Andrei Hagiescu, Alan Baker, Dr. Peter Yiannacouras, Nitika Shanker,

Dr. Michael Kinsner, Dr. Tomasz Czajkowski, John Freeman, Byron Sinclair,

Bernhard Oelkrug,



