K H R S N O S S

SYCL State of the Union Keynote SYCLcon 2023

Build a thriving community

Michael Wong SYCL WG Chair Codeplay Distinguished Engineer ISOCPP Foundation Director ISO C++ Directions Group michael@codeplay.com | wongmichael.com/about



S O N N N

HR

 \mathbf{X}





Amazing Growth

Highlights of last 12 months


Ecosystem and future growth Directions

This work is licensed under a Creative Commons Attribution 4.0 International License

© The Khronos[®] Group Inc. 2023 - Page 2

Programming Models Must Persist

US National Laboratory Supercomputers 2021-2023



Programming models should have high quality, portable implementations

Which programming languages have formal conformance test?

ECMAscript, HTTP, Kubernetes,

Khronos languages

SYCL 2020 Conformance Test Suite released

Expressiveness and simplicity for heterogeneous programming in modern C++ New Features Unified Shared Memory | Parallel Reductions | Subgroup Operations | Class template Argument

Deduction

S O N N N

2

I

https://github.com/KhronosGroup/SYCL-CTS

SYCL Conformance Test Suite

SYCL2020 Features Work Plan					
4.15.3 Atomic Refs					
4.14.3 Marrays					
4.17.3 Group Functions + 4.17.4 Group algorithms					
4.6.5.2 Queue Shortcut Functions	1				
4.7.2 Buffer Class - SYCL2020					
4.6.3 Context Class + 4.6.4 Device	Class - SYCL 2020				
4.3 Header file - SYCL2020					
4.6.1.1 Device Selector - SYCL202	0				
4.17.2 Function Objects - SYCL202	20				
4.17.5 Math Functions					
4.17.6 Integer Functions					
4.17.7 Common Functions					
4.17.8 Geometric Functions					
4.17.9 Relational Functions					
4.15.1 Barriers and Fences					
4.16.1 Stream Class Interface - SY	CL2020				
4.7 Accessor - SYCL2020					
4.13 Error handling					
4.11.12 Kernel Bundle - SYCL2020					
4.11.13.2 Kernel Information Descriptor - SYCL2020					
4.11.14 device_image class - SYCL2020					
4.11.13 Kernel class - SYCL2020					
4.9.1.7 Group Class					
4.9.1.8 Sub-group Class					
4.5.2 Common Reference Semantics - SYCL2020					
4.5.4 is_property_xxx - SYCL2020					
4.6.5 (partly) Queue Class Constructor - SYCL2020					
4.11.8 Querying if kernel bundle exists - SYCL2020					
4.9 Expressing Parallelism - SYCL2020 (not group, sub-group)					
B.1./B.2. Full/Reduced feature set	t				

Significant SYCL adoption in Embedded, Desktop and HPC Markets

This work is licensed under a Creative Commons Attribution 4.0 International License

© The Khronos® Group Inc. 2023 - Page 4

SYCL 2020 Adopters Program

Becoming an Adopter of a Khronos standard gives you access to the Khronos Conformance Testing Process:


- Download the source of the Khronos conformance tests to port and run on your implementation.
- Access the Adopters Mailing list; a priority channel for two-way interaction with Khronos Members who can offer assistance on running tests.
- Upload generated test results for Working Group review and approval to become officially conformant.
- Submit an unlimited number of products for that version of the standard (and earlier versions as indicated in the pricing table below).

	Adopter	Implementer
Develop Products		
Access to the public Khronos Specifications, documentation and support files	~	~
Develop license-free, royalty-free products using Khronos Technologies	~	~
Conformance Testing		
Access to Adopter mailing list	~	×
Formal Review Process	~	×
Submit products to the conformance process	~	×
(Must sign Adopter agreement and pay Adopter fee)		
Conformant Product can use API Trademark	~	×
(Must pass conformance tests)		
Marketing		
Opportunity to mention products and be quoted in Khronos press releases, articles, and	~	×
newsletters		
Company logo and description on Khronos web site	~	×,


This work is licensed un

SYCL Projects cumulative growth

Projects - SYCL.tech



SYCL user and developer Phenomenal Growth




A few open-source SYCL implementations/prototypes on GitHub

This work is licensed under a Creative Commons Attribution 4.0 International License

© The Khronos® Group Inc. 2023 - Page 7

500x growth over 8 years

stackoverflow questions annually on SYCL+oneapi



K H R N N S





Open Standards and Open Source implementations, community driven

Open cross-company collaboration

Co-design for all forms of extreme heterogeneity

Open Source without a community is useless

Companies can play in the Khronos ecosystem w/o revealing IP

Focus on ease of portability support, capable of many backends, and demonstrated to support many platforms



Amazing Growth

Highlights of last 12 months

Ecosystem and future growth Directions

This work is licensed under a Creative Commons Attribution 4.0 International License

© The Khronos® Group Inc. 2023 - Page 10

SYCL 2020 V7 highlights (Editor's corner)

Ronan Keryell, AMD Usual 6-month maintenance release, many clarifications, no new feature.

- clarify buffer creation with nullptr;
- align more "concurrent" wording with ISO C++;
- precise that work-items provide weakly parallel forward progress guarantee;
- import forward progress definition from ISO C++ and clarify various aspects on atomicity and synchronization;
- C++17 replaced by just the C++ core language;
- fix description of max_work_item_sizes and clarify relationship to kernel dimensionality;
- clarify "group" meaning in algorithm descriptions;
- improve readability of group barrier description;
- mention kernel_handler in kernel function definition;
- relax requirement on backend traits being available;
- clarify the "reducer" member types and constants;
- clarify native_specialization_constant when empty;
- allow "empty" shared_ptr for buffer construction;

- add static constexpr `dimensions` member to all range/id-like types;
- clarify blocking behavior of `queue::submit;
- clarifications to device copyable;
- clarify USM allocation of zero size coherent with std::malloc;
- clarify sycl::atomic_ref;
- clarify queue profiling behavior when unsupported;
- clarify the wording for the use of property::queue::in_order;
- reword guarantee about host-to-device fence synchronization;
- add single source single compiler pass (SSCP) to the glossary;
- add half to sycl::plus and sycl::multiplies and fix trait use;
- clarify any_device_has / all_devices_have;
- clarify that objects in global, local, or private address space can also be accessed via the generic address space;
- disallow ++ and -- for sycl::vec<bool>;
- no assignment for read-only accessors;
- clarifications to sub-group;
- clarify is_group and bool_constant alias relations;
- clarify out-of-bounds behavior for group_broadcast

Plus many various changes...

e Th



Open Standard for Single Source C++ Parallel Heterogeneous

Programming

Processor-In-Memory extensions (SYCL-Extension-Document/proposed at master · SAITPublic/SYCL-Extension-Document (aithub.com))

Integrate mdspan (OpenSYCL/extensions.md at feature/pointer-future · OpenSYCL/OpenSYCL (github.com)) Generalized dimensions (triSYCL/generalized_dimension.cpp at master · triSYCL/triSYCL (github.com)) oneAPI numba-dppy(Heterogeneous Programming Using Data Parallel Extension for Numba*... (intel.com)) User-driven kernel fusion([SYCL][Doc] Add kernel fusion extension proposal by victor-eds · Pull Request #7098 · intel/llvm

(github.com)

Clarify address spacing rules (Improved address space inference for SYCL programs - YouTube)

SYCL design philosophy (SYCL Design Philosophy v0.1 by ProGTX · Pull Request #136 · codeplaysoftware/standards-proposals

(github.com)

USM-buffer interop(<u>ComputeCpp Extensions - Guides - ComputeCpp™ Community Edition - Products - Codeplay Developer</u> <u>https://github.com/OpenSYCL/OpenSYCL/blob/develop/doc/buffer-usm-interop.md</u>

https://github.com/KhronosGroup/SYCL-Docs/issues/391

Host task interop([SYCL][DOC] Improved host task synchronization extension by npmiller · Pull Request #7076 · intel/llvm (github.com),

https://github.com/OpenSYCL/OpenSYCL/blob/develop/doc/enqueue-custom-operation.md

Memory model, forward Progress, and Context

Ecosystem: A few SYCL Projects



Khronos Group						
Request for Proposals						

SYCL 2020 CTS

June 2022

https://github.com/KhronosGroup/SYCL-CTS

Terestanding mplementation Ansate adapt of the second se	<pre>Metagrogramming Hisrary (c+11) Yup trust = ratis Integrig_ispance [i+10] Units = ratis Integrig_ispance [i+10] Units = ratis Integrist = ratis Integris</pre>	142. CH-17. CH-20. CH-23 Banges Library (CH-20) Algorithms Illerary Excuton polices (CH-20) Common mark Induction Common mark Induction Common mark Induction Common mark Induction Common mark Induction Common mark Induction Participation Ch-20 Participation Ch-20		
unique ptr (C++11)	span (C++20) = mdspan (C++23) Iterators library	Mutual exclusion - Semaphores IC++20 future - promise - async latch (C++20) - barrier (C++20)		
Technical specifications Standard library extensions resource adaptor – invocation. Standard library extensions v propagate const – estrean join observer pir – detection idiom Standard library extensions scope exit – scope fail – scop Parallelism library extensions stad Concurrency library extensions Reflection (Indecimita)	type (2 (library Andamentals TS V2) er - randint (3 (library Andamentals TS V3) success - unique resource	IMOTY ITMTS		

Khronos Group Request for Proposals

SYCL 2020 Reference Guide

SYCL on Compiler Explorer (CPU execution)

→ C 🖻 https:// godbolt.org /z/zexnnr4ne		A	රු 🙌 🕥 👁	🔹 🗘 🕸	
COMPILER Add More - Templates		nanage your C & C++ library endencies	ce intel Sta	Share 🔻 Policies 🦲 🔻	Other -
C++ source #1 X			Editor #1) 🖉 🗙		- ×
A- □ +- <i>ν</i> β ≠	ि C++	🖌 🗖 Wrap lines 🔳 Librar	ies 🗱 Compilation >_ Ar	guments 📣 Stdin 🚯 Compile	routpi C
1 #include <iostream></iostream>	- Market The Market And Market An	x86-64 icx 2022.1.0	🤣 -fsycl		
2 #include <cl sycl.hpp=""> 3</cl>		Program returned: 0			
4 class vector_addition;		Program stdout			
		Running on Intel(R) Xeon(R) Pl	atinum 8375C CPU 🖗 2.90GHz		
<pre>6 int main(int, char**) { 7 cl::sycl::float4 a = { 1.0, 2.0, 3.0, 4.0 };</pre>		A { 1, 2, 3, 4 } + B { 4, 3, 2, 1 }			
<pre>cl::sycl::float4 b = { 4.0, 3.0, 2.0, 1.0 };</pre>					
<pre>9 cl::sycl::float4 c = { 0.0, 0.0, 0.0, 0.0 };</pre>		= C { 5, 5, 5, 5 }			
<pre>11 cl::sycl::default_selector device_selector; 12</pre>					
<pre>12 13 cl::sycl::queue queue(device_selector);</pre>					
14 std::cout << "Running on "					
15 << queue.get_device().get_info <cl::sycl:< td=""><td>:info::device::na</td><td></td><td></td><td></td><td></td></cl::sycl:<>	:info::device::na				
16 "\n";<br 17 {					
17 1 18 cl::sycl::buffer <cl::sycl::float4, 1=""> a_sycl(&a</cl::sycl::float4,>	cl::svcl::range				
<pre>19 cl::sycl::buffer<cl::sycl::float4, 1=""> b_sycl(&b</cl::sycl::float4,></pre>					
<pre>20 cl::sycl::buffer<cl::sycl::float4, 1=""> c_sycl(&c</cl::sycl::float4,></pre>	, cl::sycl::range				oolt.org/z/zexnnr4ne
<pre>22 queue.submit([&] (cl::sycl::handler& cgh) { 23 auto a_acc = a_sycl.get_access<cl::sycl::acc< pre=""></cl::sycl::acc<></pre>	occ::modo::nood\(
24 auto b_acc = b_sycl.get_access <cl::sycl:acc< td=""><td></td><td></td><td></td><td>"Compiler</td><td>explorer is more fun</td></cl::sycl:acc<>				"Compiler	explorer is more fun
<pre>25 auto c_acc = c_sycl.get_access<cl::sycl::acc< pre=""></cl::sycl::acc<></pre>				Compilor	
				than work"	Chris Gearing,
27 cgh.single_task <class vector_addition="">([=] (</class>) {			than work,	enno ocanng,
<pre>28 c_acc[0] = a_acc[0] + b_acc[0]; 29 });</pre>				Mobileye	
30 });				Mobileye	
31 }					
32 std::cout << " A { " << a.x() << ", " << a.y() << 33 << "+ B { " << b.x() << ", " << b.y() << ", "					
33 << "+ B { " << b.x() << ", " << b.y() << ", " 34 << "\n"	((0.2() ((,				
35 << "= C { " << c.x() << ", " << c.y() << ", "	<< c.z() << ", "				
36 << std::endl;					
37					nos [®] Group Inc. 2021 - Pag
38 return 0;			3.3		ios- Group IIIc. 2021 - Page

- Page 14

H R O N O S $\mathbf{\Sigma}$

SYCL IR on Compiler Explorer

https://godbolt.org/z/jdhKr7e5r

→ C						A* 62 💌 👁 🖷 🖉 🕼 🚇 🥥
COMPILER Add More - Templates			Discuss C-	++ on the Cpplang Slack		🗾 Backtrace intel 🕞 🐘 Share 🔹 Policies 🌒 🔹 Ot
++ source #1 ×	Ξ×	x86-64 icx 2022	2.1.0 (C++, Editor #1	, Compiler #1) 🖉 🗙	□ ×	Device Viewer x86-64 icx 2022.1.0 (Editor #1, Compiler #1) ₽ ×
- 🖬 +- V 🗷 🖈 🙆 C++		x86-64 icx 2	2022.1.0	🔹 🥝 -fsycl -g0	÷	A ▼ sycl-spir64-unknown-unknown ▼
<pre>#include <iostream> #include <cl sycl.hpp=""> class vector_addition; int main(int, char**) { cl::sycl::float4 a = { 1.0, 2.0, 3.0, 4.0 }; cl::sycl::float4 b = { 4.0, 3.0, 2.0, 1.0 }; cl::sycl::float4 b = { 4.0, 0.0, 0.0, 0.0 }; cl::sycl::float4 c = { 0.0, 0.0, 0.0, 0.0 }; cl::sycl::default_selector device_selector; cl::sycl::queue queue(device_selector); std::cout << "Running on "</cl></iostream></pre>	5 5 5	A ▼ ♥ ▼ 1 _ 2 3 4 5 6 7 8 9 10 11	<pre>cxx_global_va cxx_global_va mov movabs call movabs call net call pop net sub mov sub mov sub mov mov mov mov mov mov mov</pre>	<pre>r_init: # rbp rbp rdl, offset std::_ioinit std::ios_base::Init::Init() [co rdl, offset std::o_base::Init rsi, offset std::o_base::Init rdk, offset _dso_handle</pre>		<pre>1 target datalayout = "e-i64:64-v16:16-v24:32-v32:32- 2 target triple = "spin64-unknown-unknown" 3 %"class.cl::sycl::vec" = type { <4 x float> } 5 %"class.cl::sycl::id" = type { %"class.cl::sycl:id 6 %"class.cl::sycl::id" = type { %"class.cl::sycl:id 7 %"class.cl::sycl::id" = type { %"class.cl::sycl:id 8 define weak_odr dso_local spin_kernel void @_ZTSI5 9 %7 = getelementptr inbounds %"class.cl::sycl::id 10 %& = addrspacecast i64* %7 to i64 addrspace(4)* 11 %0 = load i64, i64 addrspace(4)* %A, align 8 12 %10 = getelementptr inbounds %"class.cl::sycl::id 13 %13 = load i64, i64 addrspace(4)* %14, align 8 13 %13 = load i64, i64 addrspace(4)* %12, align 8 16 %13 = getelementptr inbounds %"class.cl::sycl::id 18 %15 = addrspacecast i64* %15 to i64 addrspace(4)* 19 %17 = load i64, i64 addrspace(4)* %16, align 8 18 %16 = addrspacecast i64* %15 to i64 addrspace(4)* 19 %17 = load i64, i64 addrspace(4)* %16, align 8 18 %18 = getelementptr inbounds %"class.cl::sycl::ivc 17 %15 = getelementptr inbounds %"class.cl::sycl::vc" addrspace(4)* 19 %17 = load i64, i64 addrspace(4)* %16, align 8 18 %18 = getelementptr inbounds %"class.cl::sycl::vc" addrspace(4)* 22 %20 = addrspacecast %"class.cl::sycl::vc" addrspace(4)* 24 %20 = addrspacecast %"class.cl::sycl::vc" addrspace(4)* 26 %20 = addrspacecast %"class.cl::sycl::vc" addrspace(4)* 27 %20 = addrspacecast %"class.cl::sycl::vc"</pre>
<pre>23 auto a_acc = a_sycl.get_access<cl::sycl::ac 24 auto b_acc = b_sycl.get_access<cl::sycl::ac 25 auto c_acc = c_sycl.get_access<cl::sycl::ac 26 cgh.single_task<class vector_addition="">([=] 28 c_acc(0] = a_acc[0] + b_acc[0]; 29 }); 30 }); 31 } 32 std::cout << " A { " << a.x() << ", " << a.y() <</class></cl::sycl::ac </cl::sycl::ac </cl::sycl::ac </pre>	c c <			<pre>qword ptr [rbp - 48], max max, 4611686018427387904 qword ptr [rbp - 712], max qword ptr [rbp - 48], max max, 4613937818241673152 qword ptr [rbp - 720], max qword ptr [rbp - 720], max qword ptr [rbp - 56], max max, 46616380618964758400 qword ptr [rbp - 728], max qword ptr [rbp - 64], max mdi, [rbp - 32]</pre>		23 %21 = getelementptr inbounds %"class.cl::sycl::ve %22 = load <4 x float>, <4 x float> addrspace(4)* %23 = getelementptr inbounds %"class.cl::sycl:ve %24 = load <4 x float>, <4 x float> addrspace(4)* %25 = fadd fast <4 x float> %22, %24 %26 = addrspacecast %"class.cl::sycl::vec" addrsp %27 = getelementptr inbounds %"class.cl::sycl::ve %27 = getelementptr inbounds %"class.cl::sycl::ve %4 = totat %"totat" %28 = totat %"totat" %29 = totat %"totat" %29 = totat %"totat" %20 = totat %"totat %"totat" %20 = totat %"totat %"totat" %20 = totat %"totat" %20 = totat %"totat %"totat" %20 = totat %"totat %"totat" %20 = totat %"totat %"totat" %20 = totat %"totat %"totat %"totat" %20 = totat %"totat %"totat" %20 = totat %"totat %"totat" %20 = totat %"totat %"totat %"to
<pre>33</pre>			lea lea lea call mov mov mov mov mov	<pre>res, [cop - 40] rdx, [rbp - 48] rdx, [rbp - 64] el::sycl::vecfloat, 4)::vec(do rsi, qword ptr [rbp - 728] rdx, qword ptr [rbp - 720] rcx, qword ptr [rbp - 712] rax, qword ptr [rbp - 712] qword ptr [rbp - 88], rsi qword ptr [rbp - 96], rdx qword ptr [rbp - 96], rcx</pre>	* * * 6	<pre>33 34 declare dso_local spir_func i32 @_Z18spirv_ocl_pr 35 36 attributes #0 = { norecurse "approx-func-fp-math"=" 37 38 [llvm.module.flags = !{10, !1, !2} 39 [opencl.spir.version = !{13} 40 [spirv.Source = !{14} 41 [opencl.used.extensions = !{15} 42 [opencl.used.optional.core.features = !{15} 43 [lopencl.used.eptional.core !{15} 44 [llvm.ident = !{16}] 45 [lopencl.used.eptional.core.spirate.eptional.core.spi</pre>

onos® Group Inc. 2021 - Page 15

K H R N N O S

RISC-V

Technical Organization



https://riscv.org/



Alan Chia - Lego Color Bricks CC BY-SA 2.0

Board of Directors (BoD) Technical Steering Committee (TSC) Architecture Profiles SW Platforms Privileged Spec IC Unprivileged Spec IC Applications & Tools HC Architecture Review Privileged Software HC RISC-V CTO & Staff Security HC Horizontal Technology HC SOC Infrastructure HC ISA Infrastructure HC

SYCLOPS: SYCL RISC-V Datacenter Horizon Projects

https://www.syclops.org/

Advancing AI/data mining for extremely large and diverse data for Europe and beyond, by democratizing its acceleration through open standards and a healthy, competitive, and innovating ecosystem.





Home





Consortium

© cod

Contact





.....



This work is licensed under a Creative Commons Attribution 4.0 International Lic

SYCLOPS


ຶ່

0° 2° 2°

HR

 $\mathbf{\mathbf{\Sigma}}$

AERO: SYCL RISC-V Cloud Computing Horizon Project



S O Z V

HR

 \mathbf{X}

https://aero-project.eu/

The Future of Cloud


AERO has the single mission of enabling the future heterogeneous **EU cloud infrastructure.**

Get Started 🗸


Activat Go to Se

ge 18


Parallel Industry Initiatives



SYCL Implementations in Development (2023/04/18)



SYCL Experimental Development (2023/04/18)



Building Performance-Portable Software

Starting from scratch

SYCL is the best place to start: open, future-proof, no lock-in, easy to learn

Starting from C++

Easy to add SYCL to existing C++ software

Starting from CUDA

Easy to port from CUDA to SYCL: keep performance on GPUs

Starting from another language

SPIR-V standard enables not just SYCL, but also new languages

S O N N

H R

 $\mathbf{\Sigma}$



Amazing Growth

Highlights of last 12 months

Ecosystem and future growth Directions

This work is licensed under a Creative Commons Attribution 4.0 International License

© The Khronos[®] Group Inc. 2023 - Page 23

SYCL News, Ecosystem, Research 2023/04/18

ΓonvM

SYCL™ Performance for Nvidia® and AMD GPUs Matches Native System Language

06 April 2023

Benchmarks executing workloads using DPC++, oneAPI's implementation of SYCL achieves close to native performance on Nvidia and AMD GPUs, when comparing to the same benchmarks run with CUDA®* and HIP*, respectively.

Bringing Nvidia[®] and AMD support to oneAPI

16 December 2022

Developers can write SYCL[™] code and use oneAPI to target Nvidia* and AMD* GPUs with free binary plugins

GROMACS 2023 Released With Better SYCL For Intel / AMD / **NVIDIA**



GROMACS as the widely-used molecular dynamics software issued its stable v2023 release this week with improved GPU support via SYCL. Most significant to the GROMACS 2023 feature release is improving its SYCL implementation that provides production-rated support not only for Intel Arc Graphics but also AMD Radeon graphics with ROCm + hipSYCL. There is also non-production-rated support as an alternative to GROMACS' CUDA support.

STFC to Accelerate Exascale Software in Computational Fluid Dynamics and Code Coupling using SYCL

lan 5, 2023




Accelerating Made Simpler With Celerity





Special Interest Groups (SIGs)

Special Interest Groups influence the specifications and implementations



Contribute to the oneAPI Community Forum

- Join and lead SIGs and Working Groups
- Lead technical discussions
- Submit proposals for features and changes
- Vote on proposals

Drive the future of programming for heterogeneous architectures


https://oneapi.io/community

oneapi@codeplay.com

SYCL Enables Supercomputers







This work is licensed under a Creative Commons Attribution 4.0 International License

Η×

- CASTEP
- CESM2(*)
- Chemshell
- Code_Saturne

 CP2K VPIC (Vector Particle-In-Cell) is a general purpose particle-in-cell simulation code f • CRYSTAL(*) modeling kinetic plasmas. It employs a • FHI-aims second-order, explicit, leapfrog algorithm to update charged particle positions and GROMACS velocities in order to solve the relativistic LAMMPS kinetic equation for each species in the MITgcm plasma, along with a full Maxwell description for the electric and magnetic Met Office Unified Mode fields evolved via a second- order finite- NAMD difference-time-domain (FDTD) solve.

- Nektar++
- NEMO
- NWChem
- ONETEP
- OpenFOAM
- Quantum Espresso
- VASP

© The Khronos®

spatial discretization and explicit high-Kripke is a structured deterministic (Sn) order time-stepping. It is built on top of a transport using RAJA. It contains wavefron general discretization library (MFEM) and supports two modes: *full assembly*, algorithms, that stress memory latency where performance is limited by the data and/or bandwidth, and network latency. Durham: SWIFT, Gadget(v3 and 4), arepo, bam, gizmo, ramses

and is typically compute limited achieving 13.92 Petaflops, 69.2% of machine peak on Sequoia.

ັ້

2

т

 $\mathbf{\Sigma}$

But we need more!

The Hardware Accelerated Cosmology Code (HACC) framework uses N-body techniques to simulate the formation of structure in collisionless fluids under the influence of gravity in an expanding universe. It depends on external FFT library

More workloads need to be SYCL-ready

We have made great inroads with GROMACS, LAMMPS, NWChem workloads.

QMCPACK is a many-body ab initio

the electronic structure of atoms.

metaprogramming is known to stress

compilers. When run in production, the

still needing thread efficiency to realize

code is memory bandwidth sensitive, while

a moving Lagrangian frame using unstructured high-order finite element

Laghos solves the time-dependent Euler

equation of compressible gas dynamics in

Others: Grid, sphNG, BAM, Hydra, ATON, Phantom, Fargo3d, Pluto, cosmos++,

borg-wl, prompi, GRChombo, swift, gadget, gizmo, ramses, trove, milc, hirep,

in C++, and its use of template

good performance.

quantum Monte Carlo code for computing

molecules, and solids. It is written primarily

- ORCA(*)

SYCL as a universal programming model for HPC

Starting with US National Labs

Across Europe, Asia are many Petascale and pre-exascale systems

- With many variety of CPUs GPUs FPGAs, custom devices
- Often with interconnected usage agreements
- Europe EPI: hipSYCL in Leonardo, Lumi and Karolina




This work is license______ Commons Attribution 4.0 International License

© The Khronos® Group Inc. 2023 - Page 29

SYCL Machine Learning

RISC-V/RVV Kernel compilation flow FC



1.2-rev-1 implementing data documentation Syci-blas sycl-dnn An implementation of BLAS using the SYCL open standard for SYCL-DNN is a library implementing neural network algorithms acceleration on OpenCL devices. written using SYCL. C++ C++ syci-mi oneMKL SYCL-ML is a C++ library, implementing classical machine oneMKL Interfaces is an open-source implementation of the learning algorithms using SYCL. oneMKL Data Parallel C++ (DPC++) interface. C++ C++ clvk E clspv clvk is a prototype implementation of OpenCL 3.0 on top of Clspv is a prototype compiler for a subset of OpenCL C to Vulkan using clspv as the compiler. C++ LLVM E Eigen visioncpp Collection of samples and utilities for using ComputeCpp, A machine vision library written in SYCL and C++ that shows performance-portable implementation of graph algorithms. C++ C++ ■ TensorFlow[™] Collection of samples and utilities for using ComputeCpp, Codeplay's SYCL implementation. C++


mt.

oneAPI Specification

oneDPL The oneAPI DPC++

to support data par

Khronos Safety Critical Standards Evolution



K H R O S

Khronos AUTOSAR Liaison: SYCL Demonstrator

Motivation

° S O 2 V V

2

Т

 $\mathbf{\Sigma}$

Currently there is no native AUTOSAR functionality to utilize hardware accelerators for high performance computation. Only way is to integrate 3rd party libraries which can affect safety.



At the same time there is a challenge for AUTOSAR Adaptive Platform to cover cutting-edge functionality like:

- AD/ADAS systems
- · Performing heavy algorithms
- AI
 etc.



Thank you to AUTOSAR and Intellias

The main goal of this concept is to enable parallel heterogeneous programming, using standardized C++ based API, for solving issue of high performance computing.

Important part of the concept is to consider ISO-26262 Standard without sacrificing of performance.



This work is licensed under a Creative Commons Attribution 4.0 International License

intellias

Intelligent Software Engineering

Final words

Programming Models Must Persist but also be high quality and portable with conformance tests SYCL 2020 Launched February 2021 SYCL user and developer Phenomenal Growth Easy to build SYCL on any device SYCL is mainstream Market needs SYCL to Evolve with more workloads SYCL thriving community is our most important asset Future SYCL: Emerging transformative technologies SYCL can be a part of a standard programming model for all HPC, Embedded AI/ML, and Automotive SYCL is an open standard with multiple company contributions, lots of **European/Asia projects**

Enabling Industry Engagement (2023/04/18)

- SYCL working group values industry feedback
 - https://community.khronos.org/c/sycl
 - <u>https://sycl.tech</u>
- SYCL Academy
 - https://github.com/codeplaysoftware/syclacademy
- SYCL FAQ
 - https://www.khronos.org/blog/sycl-2020-what-do-you-need-to-know
- SYCL CTS

້ທີ


2

Η×

- https://github.com/KhronosGroup/SYCL-CTS

Open to all!

https://community.khronos.org/www.khr.io/slack https://app.slack.com/client/TDMDFS87M/CE9UX4CHG https://community.khronos.org/c/sycl/ https://stackoverflow.com/questions/tagged/sycl https://www.reddit.com/r/sycl https://github.com/codeplaysoftware/syclacademy https://sycl.tech/



Enjoy the Conference

SYCL Practitioners Hackathon

Tutorial 1: Introduction to SYCL [1996 Course Leaders: Christopher Edsall, Univer

09:15 - 17:00 GMT

S O N N N

HR

 $\mathbf{\Sigma}$

show / hide abstract

Tutorial 2: SYCL Techniques and B

Tutorial Lead: Rod Burns, Codeplay Softwai of Heidelberg. Ronan Keryell, AMD. Igor Vorc

09:15 - 17:00 GMT

show / hide abstract

This work is licensed under a Creative Commons Attribution



Aksel Alpay

University of Heidelberg



Andrey Alekseenko

KTH Royal Institute of

Technology







Dmitrii Tolmachev Jagiellonian University **ETH Zurich**

Coc



Intel











Edward Mascarenhas

Erwan Fabiani Université de Bretagne Occidentale

Ewan Crawford Codeplay Software

Saa



John Pennycook Intel







Marcel Brever



University of Stuttgart





Edinburgh Napier

University



Intel

Hartree Centre STFC









Shufan Yang



Wenju He

Leonardo Solis-Vasquez Technical University of

Darmstadt

Lorenzo Carpentieri University of Salerno











bniz Supercomputing Centre





UKRI











University of Stuttgart

Gregor Daiß

