

Writing OpenCLTM for FPGAs


*OpenCL and the OpenCL logo are trademarks of Apple Inc. used by permission of Khronos

Agenda

- Intel® FPGA SDK for OpenCL[™]
- Optimizing ND Range Kernels
- Single Work-Item Execution
- Using Channels / Pipes
- Optimizing Memory



Innovation Across the Board





Intel[®] FPGA SDK for OpenCL[™]


*OpenCL and the OpenCL logo are trademarks of Apple Inc. used by permission of Khronos

Intel® FPGA SDK for OpenCL[™] Section Agenda

- Introduction
- Intel® FPGA SDK for OpenCL[™] Usage
- Overview of Debug and Optimizing Reports




Intel® FPGA SDK for OpenCL[™] Usage






FPGA Architecture

- Massive Parallelism
 - Millions of logic elements
 - Thousands of embedded memory blocks
 - Thousands of Variable Precision DSP blocks
 - Programmable routing
 - Dozens of High-speed transceivers
 - Various built-in hardened IP
- FPGA Advantages
 - Custom hardware!
 - Efficient processing
 - Low power
 - Ability to reconfigure
 - Fast time-to-market





FPGA Architecture for OpenCL[™] Implementation






OpenCL[™] Kernels to Dataflow Circuits

Each kernel is converted into custom dataflow hardware (Compute Unit)

- Gain the benefits of FPGAs without the length design process
- Implement C operators as circuits
 - HDL code located in <SDK Installation>\ip
 - Load Store units to read/write memory
 - Arithmetic units to perform calculations
 - Flow control units
 - Connect circuits according to data flow in the kernel
- May replicate circuit to accelerate algorithm

Name
Isu_atomic.v
Isu_basic_coalescer.v
Isu_burst_master.v
Isu_bursting_load_stores.v
Isu_enabled.v
Isu_ic_top.v
Isu_non_aligned_write.v
Isu_pipelined.v
Isu_p






'inte

Compilation Example

Kernel compiled into dataflow circuit with flow control

Includes branch and merge units




For Entry

Pipeline Execution of NDRange Kernels and Loops

- For NDRange work-items and loop iterations
- On each cycle the portions of the pipeline are processing different threads
- While work-item 2 is being loaded, work-item 1 is being added, and work-item 0 is being stored


Example Workgroup with 8 work-items



Simultaneous Multithreading Execution Model

Tasks distributed through multiple queues can run in parallel

- Same device or multiple devices
- AOC implements dedicated compute units for each kernel
 - Different kernels can run in parallel



'inte

Intel® FPGA SDK for OpenCL[™] Section Agenda

- Introduction
- Intel® FPGA SDK for OpenCL[™] Usage
 - SDK Content

- AOCL Utility

- Kernel Compilation
- Host Compilation

- Runtime
- Libraries
- Overview of Debug and Optimizing Reports



SDK Components

- Offline Compiler (AOC)
 - Translates your OpenCL[™] C kernel source file into an Intel[®] FPGA hardware image
 - Requires Intel Quartus® Development Environment
- Host Libraries
 - Provides the OpenCL host API to be used by OpenCL host applications
- AOCL Utility
 - Perform various tasks related to the board, drivers, and compile process
- Intel Code Builder for OpenCL API with FPGA kernel development framework
 - Provides Microsoft* Visual Studio or Eclipse-based IDE for code development




14

Compiling Kernels


Run the Offline Compiler

- aoc -list-boards
 - List available boards within the current board package
- aoc -board=<board> <kernel file>
 - Compile the kernel to a board in the board package
 - Generates the kernel hardware system and compiles it using the Intel® Quartus® Prime software to target a specific board



OpenCL™ Libraries

Create libraries from RTL or OpenCL[™] source and call those library functions from User OpenCL code



See the Intel® FPGA SDK for OpenCL Programming Guide for detailed examples



aoc Output Files

- <kernel file>.aoco
 - Intermediate object file representing the created hardware system
- <kernel file>.aocx
 - Kernel executable file used to program FPGA
- Inside <kernel file> folder
 - <kernel file folder>\reports\report.html
 - Interactive HTML report
 - Static report showing optimization, detailed area, and architectural information
 - <kernel file>.log compilation log
 - Intel[®] Quartus[®] Prime software generated source and report files

17

Intel FPGA Preferred Board for OpenCL

- Intel[®] FPGA Preferred Board for OpenCL[™]
 - Available for purchase from preferred partners
 - Passes conformance testing
- Download and install Intel FPGA OpenCL compatible BSP from vendor
 - Supplies board information required by the offline compiler
 - Provides software layer necessary to interact with the host code including drivers






Custom Platform

Framework of host software and FPGA interface design to enable the use of OpenCL[™] on a custom board

- FPGA design, software, and board bring up skills required
- Custom BSP provides
 - Timing-closed Hardware
 - MMD software layer
 - Some AOCL utility function





Compiling the Host Program

- Include CL/opencl.h or CL/cl.hpp
- Use a conventional C compiler (Visual Studio*/GCC)
- Add \$INTELFPGAOCLSDKROOT/host/include to your file search path
 - Recommended to use aocl compile-config
- Link to Intel[®] FPGA OpenCL[™] libraries
 - Link to libraries located in the \$INTELFPGAOCLSDKROOT/host/<OS>/lib directory
 - Recommended to use aocl link-config

main() { read data(...); manipulate(...); clEnqueueWriteBuffer(...); clEnqueueNDRange(..., sum, ...); clEnqueueReadBuffer(...); display result(...); Standard Intel FPGA Libraries **C** Compiler




Intel® FPGA SDK for OpenCL[™] Section Agenda

- Introduction
- Intel® FPGA SDK for OpenCL[™] Usage
- Overview of Debug and Optimizing Reports



21

Kernel Development Flow and Tools





Debugging Kernels Using printf

printf instructions in kernels are supported

- Conforms to OpenCL[™] 1.2 specification
 - No usage limitations
 - Can use inside if-then-else statements, loops, etc.
- Order of concurrent calls (from different work-items) are not guaranteed
- aoc allocates 64kB global buffer for printfs
 - Once kernel execution completes, contents are printed to standard output
 - If the buffer overflows, kernel execution stalls until the host reads and prints the buffer contents
- Due to global memory use, printf will impede performance



23



Enable kernel functional debug on x86 systems

Quickly generate x86 executables that represent the kernel

aoc -march=emulator <kernel file>



- Debug support for
 - Standard OpenCL[™] syntax, Channels, Printf statements
- Set environment prior to executing host application

set CL_CONTEXT_EMULATOR_DEVICE_INTELFPGA=<target board>



24

HTML Report

Static report showing optimization, area, and architectural information

- Automatically generated with the object file (aoc -c)
 - Located in <kernel file folder>\reports\report.html
- Dynamic reference information to original source code
- Sections
 - Loop Analysis
 - Area Report
 - Architectural Viewer
 - Kernel Memory Viewer



HTML Loop Analysis Optimization Report

- Actionable feedback on pipeline status of loops
 - Shows loop carried dependencies and bottlenecks
 - Especially important for single work-item kernels since they have an outer loop
- Shows loop unrolling status
- Shows loop nesting relationship

Reports View reports+												;
oops analysis			Show 1	fully unrolled loops	summ	ation.cl					•	×
lernet: summation.ct6)	Pipelined		Bottleneck	Details Single work-item execution	1 2 3 4 5 6 - 6	_kernel void summation (global cor global flo unsigned row unsigned col	at *	loat * restri	restr	ict i tput,	nput,	
summation.81 (summation.63) summation.82 (summation.610)	Yes Yes	~1	nja nja	II is an approximation.	7 8 9 - 10 11 - 12 13 14 15 16 17	<pre>float result = 0; for (unsigned i=0; if or</pre>	j <col:< th=""><th>s; j+4</th><th></th><th></th><th></th><th></th></col:<>	s; j+4				
Details												×
summation.B2: I is an approximation due to the follo • Load Operation (summation.cl: 12		nstructio	on:									

HTML Area Report

Generate detailed estimated area utilization report of kernel code


- Detailed breakdown of resources by source line or by system blocks
- Provides architectural details of HW
 - Suggestions to resolve inefficiencies

(i) file:///home/studen	t/sandbox/OCL	17 1/summation	/reports/res	ort html#	view4	C		Search		~	Ê	л.	ŵ		=
) () me.//mome/studen	igsandbox/occ_	L/_I/Summation	heboirshe	010.110111#	10114		1	search		м			n	~	-
eports View repor	ts*														:
Area analysis of source (area utilization values a Notation file:X > file:Y in inlined using code on lir	dicates a functi	on call on line X		Collapse A Expand Al			1 2 3 4	nation	nel void summation (global co global fl unsigned ro	bat *	oat * estri	restr ct ou	ict in tput,	•	×
	ALUTs	FFs	RAMs	DSPs	Details	~	5 6 - 7		unsigned co	ls)					
Static Partition	66800 (8%)	133600 (8%)	182 (7%)	0 (0%)			8 9 =	fo	or (unsigned i=0; i <ro< td=""><td></td><td></td><td></td><td></td><td></td><td></td></ro<>						
Board interface	66800	133600	182	0	Platform i										
Kemel System	8021 (1%)	12078 (1%)	61 (2%)	5 (0%)		12 result += input[13 }					ls*j)	1;			
Global interconnect	2338	4125	0	0	Global int		14 } 15 *output = result; 16 } 17								
System description ROM	0	67	2	0	• This read										
← summation	5683 (1%)	7886 (1%)	59 (2%)	5 (0%)	Number of										
Data control overhead	405	312	0	0											
Function overhead	1574	1505	0	0	Kernel dis	*									
Details															×
loard interface: Platform interface logic.															

27

HTML System Viewer

- Displays kernel pipeline implementation and memory access implementation
- Visualize
 - Off-chip memory
 - Load-store units
 - Accesses
 - Stalls
 - Latencies
 - On-chip memory
 - Implementation
 - Accesses






HTML Kernel Memory Viewer

Helps you identify data movement bottlenecks in your kernel design. Illustrates:

- Memory replication
- Banking
- Implemented arbitration
- Read/write capabilities of each memory port






Dynamic Profiler

- 1. Compile kernel with -profile option
 - Inserts profiling counters into the HW

aoc -profile <kernel file>



- 2. Run host application
 - Generates profile.mon file
- 3. View data using the profiler GUI

aocl report <kernel file>.aocx profile.mon

ine#	Source Code	Attributes	Stall%	Occupancy%	Bandwidth	
	#define DEPTH0 attribute ((depth(0)))					
	channel TYPE DEPTH0 input stream0, DEPTH0 input stream1, DEPTH0 inp				1	
)	kernel void input_kernel(global TYPE *src) {					
1	int i = get_global_id(0);					
2	int base = (i >> (LOGN - 2)) << LOGN;					
3	int offset = i & (N / 4 - 1);					
4	write_channel_altera(input_stream0,src[base + offset]);	0:global{DDR},read	0:3.13%	0: 100.0%	0: 1836.0MB/s, 100.00%Efficiency	
5	write_channel_altera(input_stream1,src[base + N / 2 + offset]);	0:global{DDR},read	0:6.25%	0: 100.0%	0: 1836.0MB/s, 100.00%Efficiency	
6	write_channel_altera(input_stream2,src[base + N / 4 + offset]);	0:global{DDR},read	0:9.37%	0: 100.0%	0: 1836.0MB/s, 100.00%Efficiency	
7	write_channel_altera(input_stream3,src[base + 3 * N / 4 + offset]);	0:global{DDR},read	0: 12.5%	0: 100.0%	0: 1836.0MB/s, 100.00%Efficiency	
8	3					
19						
0	kernel void output_kernel(global TYPE *dest) {					
1	int j = get_global_id(0) * 4;					
2	dest[j] = read_channel_altera(output_stream0);	0: channel,read	0:0.0%	0: 100.0%	0: 1837.0MB/s	
3	dest[j + 1] = read_channel_altera(output_stream1);	(channel,read)	(0.0%)	(100.0%)	(1837.0MB/s)	
4	dest[j + 2] = read_channel_altera(output_stream2);	(channel,read)	(0.0%)	(100.0%)	(1837.0MB/s)	
5	dest[j + 3] = read_channel_altera(output_stream3);	(channel,read)	(0.0%)	(100.0%)	(1837.0MB/s)	
5	}					
7						
8						
9	kernel void fft1d(int times, int accessMemory) {					
D	// declare array used for delay elements inside fit	-				
1	TYPE shreg[N + 4 * (LOGN - 2)];					
2						
13	// needs to run an extra "N / 4 - 1" iterations to drain the last outputs for (int i = 0 i.e. (import or (I.OCh) = 2)) = N / 4 - 1 i.e.) (

Profiler Reports – Source Code Tab

Displays statistics about memory and channel accesses

Line #	Source Code	Attributes	Stall%	Occupancy%	Bandwidth	Stall%: Percentage of time current data
6	#define DEPTH0attribute((depth(0)))					
5						access is causing pipeline stalls
7	channel TYPE DEPTH0 input_stream0, DEPTH0 input_stream1, DEPTH0 inp					
3			-			
0	kernel void input kernel(global TYPE *src) {					Occupancy%: Percentage of overall p
11	int i = get_global_id(0);					
12	int base = (i >> (LOGN - 2)) << LOGN;					time when the current data access is a
13	int offset = i & (N / 4 - 1);					
14	write_channel_altera(input_stream0,src[base + offset]);	0: global{DDR},read	0:3.13%	0: 100.0%	0: 1836.0MB/s, 100.00%Efficie	ency
15	write_channel_altera(input_stream1,src[base + N / 2 + offset]);	0:global{DDR},read	0: 6.25%	0: 100.0%	0: 1836.0MB/s, 100.00%Efficie	ency
16	write_channel_altera(input_stream2,src[base + N / 4 + offset]);	0:global{DDR},read	0:9.37%	0: 100.0%	0: 1836.0MB/s, 100.00%Efficie	ency
17	write_channel_altera(input_stream3,src[base + 3 * N / 4 + offset]);	(0: global(DDR)	0: 12.5%	0: 100.0%	0: 1836.0MB/s, 100.00%Efficie	ency
18	3	0: global(DDR),read				
19						
20	kernel void output_kernel(global TYPE *dest) {	1: channel,write				
21	int j = get_global_id(0) * 4;					Bandwidth: Average memory bandwidth
2	dest[j] = read_channel_altera(output_stream0);	0: channel,read	0:0.0%	0: 100.0%	0: 1837.0MB/s	
23	dest[j + 1] = read_channel_altera(output_stream1);	(channel,read)	(0.0%)	(100.0%)	(1837.0MB/s)	for the current memory access
24 25	<pre>dest[j + 2] = read_channel_altera(output_stream2); dest[j + 3] = read_channel_altera(output_stream3);</pre>	(channel,read)	(0.0%)	(100.0%) (100.0%)	(1837.0MB/s) (1837.0MB/s)	
10	uestų + sį = reau_channer_aitera(output_streams),	(channel,read)	(0.0%)	(100.0%)	(1837.01018/5)	
20	1			-		
28						
29	kernel void fft1d(int times, int accessMemory) {				Efficiency	: % of data acquired that the
30	// declare array used for delay elements inside fft					
31	TYPE shreg[N + 4 * (LOGN - 2)];				kernel pro	ogram actually uses
32						
33	// needs to run an extra "N / 4 - 1" iterations to drain the last outputs					
24	for (int i = 0; i < (times << (LOCN 2)) + NL(A 1; i++) (

Tooltip available also shows: Cache Hit %, Unaligned Access %, Coalesced, Average Burst Size, and Activity%

Profiler Reports – Kernel Execution Tab

Illustrates the execution time of each kernel

Source Code	Kernel Execution	fft1d	output_kernel	input_kernel	 	
Device Id	Kernel		Total Tir	me: 89.89ms		4
Device 0 Device 0	fft1d output_kernel					
Device 0	input_kernel					

- Shows interactions between different kernel executions
- May display memory transfers between the host and devices
 - To enable, set the environment variable ACL_PROFILE_TIMER to 1

Source Code	Kernel Execution matrixMu		
Device Id	Kernel	Total Time: 396.74ms	
Device 0	matrixMul		
Device 0	Memory Transfers		1
Device 1	matrixMul		
Device 1	Memory Transfers	1	- L
Device 1	Memory Copy (from device)		
Device 1	Memory Copy (to device)		



Profiler Reports – Kernel Summary Tab


- Reports memory bursts, stalls and bandwidth
- Each kernel has a separate memory tab

	Altera Dynamic Profile	ar for OpenCL		
Board				4
Global Memory BW (DDR)	25600 MB/s			
	ash_blocks			
Statistic	Measured	C	ptimal	
Vorse Case Stall (global) %	81.94%	0	%	
ernel Clock Frequency	233.2 MHz	i r	a	
Slobal BW (DDR:bank1)	1348.2 MB/s	1	2800 MB/s	
Average Write Burst	16	1	6	
Average Read Burst	1	1	6	
Global BW (DDR:bank2)	1348.2 MB/s	1	2800 MB/s	
Average Write Burst	16	1	6	
Average Read Burst	1	1	6	



Matrix Multiplication Design Example

- Demonstrates concepts in this class
- Located on the website



- Matrix-matrix multiply mathematics
 - A is an n x m matrix
 - B is an m x p matrix

$$\mathbf{A} = \begin{pmatrix} A_{11} & A_{12} & \cdots & A_{1m} \\ A_{21} & A_{22} & \cdots & A_{2m} \\ \vdots & \vdots & \ddots & \vdots \\ A_{n1} & A_{n2} & \cdots & A_{nm} \end{pmatrix} \qquad \qquad \mathbf{B} = \begin{pmatrix} B_{11} & B_{12} & \cdots & B_{1p} \\ B_{21} & B_{22} & \cdots & B_{2p} \\ \vdots & \vdots & \ddots & \vdots \\ B_{m1} & B_{m2} & \cdots & B_{mp} \end{pmatrix}$$

- Product (AB) is an n x p matrix

$$\mathbf{AB} = \begin{pmatrix} (\mathbf{AB})_{11} & (\mathbf{AB})_{12} & \cdots & (\mathbf{AB})_{1p} \\ (\mathbf{AB})_{21} & (\mathbf{AB})_{22} & \cdots & (\mathbf{AB})_{2p} \\ \vdots & \vdots & \ddots & \vdots \\ (\mathbf{AB})_{n1} & (\mathbf{AB})_{n2} & \cdots & (\mathbf{AB})_{np} \end{pmatrix}$$

• Equation
$$(AB)_{ij} = \sum_{k=1}^{m} A_{ik} B_{kj}$$

https://www.altera.com/support/support-resources/design-examples/design-software/opencl/matrix-multiplication.html

Matrix Multiplication Naïve Implementation

- NDRange implementation of (2048x1024) x (1024x1024) matrix multiply
- Each work-item calculates one result in the product matrix


```
#define WIDTH 1024
void matrixMul( __global float *restrict C,
 __global float *restrict A,
 __global float *restrict B)
{
  float Csub = 0.0f;
  int x = get_global_id(0);
  int y = get_global_id(1);
  for (int i = 0; i < WIDTH; i++) {
      Csub += A[y * WIDTH + i] * B[x + WIDTH * i];
  }
  C[y * WIDTH + x] = Csub;
}
```



Matrix Multiplication Naïve Implementation

- One Compute Unit created
- 1 multiplication and 1 adder created
- At 400Mhz, would result in 0.8 GFLOPs
 - Theoretical maximum computation bandwidth of circuit

- And that's not even the bottleneck
 - next slide





Matrix Multiplication (Naïve) Profiler Report

- Profiler ran for execution on Stratix® V board
 - 11 seconds to execute
 - Total amount of data read: 11s x (1,300 MB/s + 7400 MB/s) ≈ 95GB
 - Total input size = 3M floats x 4 bytes/float = 12 MB
 - Data being accessed repeatedly (~8000x)

				•
A_local[local_y][local_x] = A[a + A_width * local_y + local_x];	0: global{DDR},read	0:38.86%	0: 60.3%	0: 1299.9MB/s, 59.94%Efficiency
B_local[local_x][local_y] = B[b + B_width * local_y + local_x];	0: global{DDR},read	0: 31.53%	0: 60.3%	0: 7406.1MB/s, 10.52%Efficiency
		-		▲

- Issues with initial implementation: High stall, medium occupancy, low efficiency
- Profiling Store: Extremely low occupancy, rarely-used LSU, Don't Care

// Store result in matrix C				
C[get_global_id(1) * get_global_size(0) + get_global_id(0)] = runni	(global{DDR},write)	(7.34%)	(0.1%)	(1.2MB/s, 66.67%Efficiency)



Optimizing ND Range Kernels

Optimizing ND Range Kernel Execution Agenda

- Workgroup Size
- Loop Unrolling
- Kernel Vectorization
- Kernel Compute Unit Replication



Workgroup Characteristics

- Work-items within a workgroup can share local data and synchronize
- OpenCL[™] workgroup size rules
 - NDrange must be evenly divisible by workgroup size in each dimension
 - Set at kernel launch time by the host local_work_size argument in the clEnqueueNDRangeKernel call
 - All work items from the same workgroup assigned to the same CU at the same time
- Optimal workgroup size determined by the hardware
- FPGA compute unit workgroup limit can be set by kernel attributes




Specifying Work-Group Size Attributes

Allow AOC to allocate the optimal amount of hardware resources to manage and synchronize the work-items in a workgroup

- Allows work-group size optimized code
- max_work_group_size(N)
 - Specifies the maximum number of work-items in a workgroup
- reqd_work_group_size(X,Y,Z)
 - Specifies the required work-group size

```
__attribute__((reqd_work_group_size(64,64,1)))
__kernel void mykernel (...) {
```






Query Kernel CU Workgroup Requirements

Use clGetKernelWorkGroupInfo to query Kernel CU workgroup size limit

- Use the following param names
 - CL KERNEL WORK GROUP SIZE
 - Maximum workgroup size the compute unit supports
 - CL KERNEL COMPILE WORK GROUP SIZE
 - Work-group size specified by kernel attribute reqd work group size (X, Y, Z)
 - If none exist, will return (0,0,0)






Setting Workgroup Size – Host Code Examples

- Recommended to specify the workgroup size when launching kernels on the Intel® FPGA platform
 - Setting local_work_size to NULL may result in an undesirable workgroup size



Matrix Multiplication Design: Analyze Memory Access Pattern

Bottleneck: Memory controller can't keep up (high stall, medium occupancy)





- Problem
 - Each input value is accessed repeatedly (~8000x)
 - Input data size is 12MB yet we're reading 95GB of data from global memory

```
for (int i = 0; i < WIDTH; i++) {
        Csub += A[y * WIDTH + i] * B[x + WIDTH * i]; }
C[y * WIDTH + x] = Csub;</pre>
```

- Code analysis: repeated access
 - Reads an entire row of A and an entire column of B to calculate each value of C
 - Adjacent threads read much of the same data (row from matrix A or a column from matrix B)



Matrix Multiplication Design: Tiling / Blocking

- Tiling is buffering data onto fast on-chip storage where it will be repeatedly accessed (caching)
 - Very common technique
 - Used when multiple threads need to access overlapping parts of data set
- Data must be partitioned into blocks to fit into local memory
 - Only work-items within a workgroup can share data
 - Local memory size and geometry set at compile time
 - Workgroup sizes (block sizes) must be known at compile time




Matrix Multiplication Design: Tiling / Blocking

- Set required workgroup size using attribute
- Set local memory size based on block size

```
#define BLOCK SIZE 64
#define WIDTH 1024
kernel attribute((read work group size(BLOCK SIZE, BLOCK SIZE, 1)))
void matrixMul( global float *restrict C, global float *restrict A, global float *restrict B) {
       local float A local[BLOCK SIZE][BLOCK SIZE];
      local float B local[BLOCK SIZE][BLOCK SIZE];
     // Initialize x (qid(0)), y(qid(1)), local x, local y, aBegin, aEnd, aStep, bStep (Hidden)
     float Csub = 0.0f;
                                                                                         Loop through elements
     for (int a = aBegin, b = bBegin; a \le aEnd; a += aStep, b += bStep)
                                                                                          in a BLOCK to cache
           A local[local y][local x] = A[a + WIDTH * local y + local x];
                                                                                               in data
            B local[local y][local x] = B[b + WIDTH * local y + local x];
            barrier(CLK LOCAL MEM FENCE);
            for (int k = 0; k < BLOCK SIZE; ++k)
                                                                                    Loop through BLOCK
                  Csub += A local[local y][k] * B local[k][local x];
                                                                                       width to calculate
            barrier(CLK LOCAL MEM FENCE);
                                                                                         partial result
     C[qet qlobal id(1) * WIDTH + qet qlobal id(0)] = Csub;
```

Matrix Multiplication Design: Tiling / Blocking





Matrix Multiplication: Block Size vs Performance

- Workgroup size and local memory requirement increases quadratically with Block Size(BS)
- Global demand and kernel time drops linearly with block size
- For block size 64, read data ~23x times from global
- Eventually problem changes from memory-bound to compute-bound and area-bound

Matrix: (2048 x 1,024) x (1024 x 1024) = (2048 x 1024)

Block Size	Local Mem Size (floats)	Global Reads (floats)	Kernel Time (ms)
1	2	4,294,967,296	11,224
2	8	2,147,483,648	3,313 (-70%)
4	32	1,073,741,824	1,683 (-49%)
8	128	536,870,912	900 (-47%)
16	512	268,435,456	438 (-51%)
32	2,048	134,217,728	218 (-50%)
64	8,192	67,108,864	151 (-31%)
BS	2 * BS ²	2 * N ³ / BS	



Optimizing ND Range Kernel Execution Agenda

- Optimization Overview
- Workgroup Size
- Loop Unrolling
- Kernel Vectorization
- Kernel Compute Unit Replication

unroll kernel pragma

#pragma unroll <N> instructs AOC to attempt to unroll a loop <N> times

- Without <N>, AOC will attempt to unroll the loop fully
- Warning issued if AOC unable to unroll

```
#pragma unroll 2
for (size_t k=0; k<4; k++) {
    mac += data_in[(gid*4)+k] * coeff[k];
}</pre>
```


- Control the amount of hardware used for loops
 - Trading off between performance and area
 - If performance is exceeded, reducing loop unrolling factor can help reduce area
 - Force compiler to not unroll by using #pragma unroll 1



Loop Unrolling Example

- Sum of 4 values for every work-item
- Store a new result every 4 iterations

```
accum = 0;
for (size_t i=0; i<4; i++)
{
    accum += data_in[(gid*4)+i];
}
sum out[gid] = accum;
```






Loop Unrolling Example: Unroll 2

- Unroll factor of 2
 - 2 iterations of the loop performed for every forward execution
- Store a new result every 2 iterations


accum = 0;#pragma unroll 2 for (size t i=0; i<4; i++) accum += data in[(gid*4)+i]; sum out[gid] = accum;



Loop Unrolling Example: Fully Unrolled

- Unroll every iteration of the loop
- Store a new result every clock cycle

```
accum = 0;
#pragma unroll
for (size_t i=0; i<4; i++)
{
    accum += data_in[(gid*4)+i];
}
sum out[gid] = accum;
```



Additional Optimizations Shown:

- 1. accum register removed
- 2. Order of operation optimization done if allowed
- 3. Operators removed if not needed
 - There would be 4 adders created if initial value of accum is not 0.

Loop Unrolling in the HTML Report

- Loop unrolling reported in loop analysis section of the HTML report
 - <kernel file folder>\reports\report.html
 - Also in <kernel file>.log
- Reported information
 - Loop location
 - Nesting relationship
 - Requested unroll factor
 - Achieved unroll factor


O file:///home/student/fpga_trn/Opt_Ope	ince/cumu		_manapry_	solution d	Q. Search ☆ 自 🖡 🎓 💟
Loops analysis		⊠ sł	iow fully u	nrolled loops	cumulative_multiply_solution.cl
	Pipelined	ш	Bottleneck	Details	14 double mul_copies[8]; 15 for (unsigned j=0; j<8; j++)
Kernel: summation (cumulative_multiply_solution.cl:10)				Single work-item execution	<pre>16 mul_copies[j]=1.0; 17 18 for (unsigned j =0; j < cols*rows; j++) 19 {</pre>
Fully unrolled loop (cumulative_multiply_solution.d:15)	n/a	n/a	n/a	Auto-unrolled	<pre>20 //Use top copy 21 double cur=mul copies[7]*input[j];</pre>
Fully unrolled loop (cumulative_multiply_solution.cl:30)	n/a	n/a	n/a	Auto-unrolled	22 23 //Shift register
summation.B1 (cumulative_multiply_solution.cl:18)	Yes	~1	n/a	ll is an approximation.	24 for (unsigned k=7; k>0; k) 25 mul_copies[k] = mul_copies[k-1]; 26 mul_copies[0]=cur; 27 }
Fully unrolled loop (cumulative_multiply_solution.ct:24)	n/a	n/a	n/a	Auto-unrolled	<pre>28 //Combine results 29 //Combine results 30 for (unsigned j=0; j=0; j=0; j=1; j=1; j=1; j=1; j=1; j=1; j=1; j=1</pre>
Details					:
ully unrolled loop: uuto-unrolled					

Matrix Multiplication : Initial Implementation

for (int k = 0; k < BLOCK_SIZE; ++k)
 Csub += A_local[local_y][k] + B_local[k][local_x];</pre>


1 multiplication and 1 adder created

 Need to try loop unrolling to increase compute



Matrix Multiplication: Improved Implementation

#pragma unroll
for (int k = 0; k < BLOCK_SIZE; ++k)
 Csub += A_local[local_y][k] + B_local[k][local_x];</pre>



Optimizing ND Range Kernel Execution Agenda


- Optimization Overview
- Dynamic Profiler Overview
- Workgroup Size
- Loop Unrolling
- Kernel Vectorization
- Kernel Compute Unit Replication

57

Kernel Vectorization

Widen the pipeline to achieve higher throughput

- Allow multiple work-items from the same workgroup to execute in Single Instruction Multiple Data (SIMD) fashion
- Translate scalar operations into SIMD vectored operations





Vectorize Kernel Code Manually

- Replicate operations in the kernel manually
 - Must also adjust NDRange in host application

```
__kernel void mykernel (...)
{
    size_t gid = get_global_id(0);
    result[gid] = in_a[gid] + in_b[gid];
}
```

```
__kernel void mykernel (...)
{
    size_t gid = get_global_id(0);
    result[gid*4+0] = a[gid*4+0] + b[gid*4+0];
    result[gid*4+1] = a[gid*4+1] + b[gid*4+1];
    result[gid*4+2] = a[gid*4+2] + b[gid*4+2];
    result[gid*4+3] = a[gid*4+3] + b[gid*4+3];
}
```



Original


Kernel



Vectorize Kernel - Memory Coalescing

Vectorize a kernel using OpenCL[™] vectored data types

- Elements of vectored data types always in consecutive memory locations
 - e.g. float4, int8, etc
 - Accesses can be coalesced (Wider accesses results in fewer accesses)



Automatic Kernel Vectorization

Use attribute to enable automatic kernel compute unit vectorization

- Without modifying the kernel body
- Memory accesses automatically coalesced
- No need to adjust NDRange in host application
- num_simd_work_items attribute
 - Specify the SIMD factor (# of work-items in the same workgroup executed in parallel)
 - Hardware operators automatically vectorized
 - Vectorization takes affect in the X dimension of the workgroup

```
__attribute__((num_simd_work_items(4)))
__attribute__((reqd_work_group_size(64,1,1)))
__kernel void mykernel (...)
...
```



61

Automatic SIMD Vectorization Limitations

- num_simd_work_items must be 2, 4, 8, or 16
- reqd_work_group_size must be evenly divisible by num_simd_work_items in the X dimension
- If a control path depends on get_global_id or get_local_id, that branch will not be vectorized
 - The rest of the kernel will be

Use manual vectorization or kernel replication (next section) in these situations

62

Matrix Multiplication: SIMD Vectorization w/Unrolling

Dynamic Profiler Results

#define BLOCK SIZE 64	SIMD_WOR	RK_ITEMS	Time (ms)
#define WIDTH 1024	1	[151
<pre>kernelattribute((reqd_work_group_size(BLOCK_SIZE, BLOCK_SIZE, 1)))attribute((num_simd_work_items(SIMD_WORK_ITEMS)))</pre>	2	2	63
<pre>void matrixMul(global float *restrict C,global float *restrict A, global float *restrict B)</pre>	4	1	53
<pre>{ local float A_local[BLOCK_SIZE][BLOCK_SIZE]; local float B_local[BLOCK_SIZE][BLOCK_SIZE]; // Initialize x(gid(0)), y(gid(1)), local_x, local_y, aBegin, aEnd, aStep, bStep float Csub = 0.0f; for (int a = aBegin, b = bBegin; a <= aEnd; a += aStep, b += bStep) { A_local[local_y][local_x] = A[a + WIDTH * local_y + local_x]; B_local[local_y][local_x] = B[b + WIDTH * local_y + local_x]; barrier(CLK_LOCAL_MEM_FENCE); #pragma unroll for (int k = 0; k < BLOCK_SIZE; ++k)</pre>) (Hidden)	Original o 11224 ms	design time:



Dynamic Profiler Benefits of Tiling, SIMD, and Loop Unrolling Naïve Kernel: BLOCK_SIZE=1, SIMD=1, No Unrolling, Time = 11,224 ms

A_local[local_y][local_x] = A[a + A_width * local_y + local_x];	0:global{DDR},read	0:38.86%	0: 60.3%	0: 1299.9MB/s, 59.94%Efficiency
B_local[local_x][local_y] = B[b + B_width * local_y + local_x];	0: global{DDR},read	0: 31.53%	0:60.3%	0: 7406.1MB/s, 10.52%Efficiency

Improved Kernel: BLOCK_SIZE=64, SIMD=4, Loop Unrolled, Time = 53ms

// but is shown here for illustration purposes.				
A_local[local_y][local_x] = A[a + A_width * local_y + local_x];	0: global{DDR},read	0:23.43%	0:61.6%	0: 2520.6MB/s, 100.00%Efficiency
B_local[local_x][local_y] = B[b + B_width * local_y + local_x];	0: global{DDR},read	0:25.47%	0: 61.6%	0: 2520.6MB/s, 100.00%Efficiency


- Conclusion (212x Performance Improvement)
 - Stall / Occupancy are similar, memory efficiency improved
 - SIMD Vectorization and BLOCKING improves memory access efficiency while reducing global memory access requirement
 - SIMD Vectorization and Loop Unrolling improves computational bandwidth
 - Know your algorithm! Think about your algorithm before low-level system issues

Optimizing ND Range Kernel Execution Agenda

- Optimization Overview
- Dynamic Profiler Overview
- Workgroup Size
- Loop Unrolling
- Kernel Vectorization
- Kernel Compute Unit Replication

Default Compute Unit Created

- Only one compute unit per kernel created by default
- Workgroups distributed to compute unit in sequence





Multiple Compute Units

num compute unit kernel attribute specifies number of CUs to generate


- num_compute_units(N) **Or** num_compute_units(X,Y,Z)
 - N or X*Y*Z compute units created
- Entire compute unit including all local memory, control logic, and operators replicated
 - Each compute unit functionally identical
- Kernel usage not limited, limited only by FPGA resource
- Workgroups from the same NDRange kernel launch are distributed to available compute units and processed in parallel
 - Need at least three times as workgroups as compute units to effectively utilize all hardware

```
__attribute__((num_compute_units(3)))
__kernel void ...
```

67

num_compute_units Applied

__attribute__((num_compute_units(3))) __kernel void ...





Memory Considerations - CU Replication vs. SIMD

num_compute_units

- Increases <u>number</u> of global memory accesses
- May lead to poor access patterns
 - Random accesses



Possible contention

num_simd_work_items

- Increases <u>width</u> of global memory accesses
- Coalescing of memory accesses
 - Wide accesses

Burst accesses



 Global Memory
 Global Memory

 Loads
 Stores

 Kernel CU1
 Kernel CU2

 Kernel CU1
 Kernel CU2

_



Compute Unit Replication vs. SIMD Vectorization

Try SIMD vectorization first


- Usually leads to more efficient hardware than compute unit replication
- May combining SIMD vectorization with computer unit replication
 - Possibly required to achieve best performance and/or fit
 - 4 copies of 4-lane-wide CUs may or may not be better than 2 8-lane-wide CUs

num_compute_units	num_simd_work_items
Designed to increase throughput	It by increasing kernel hardware
Increase # of compute unis where workgroups can be scheduled	Increases the # of work-items from the same workgroup to be processed in parallel in a CU
Entire CU including control logic replicated (more resource usage)	Kernel control logic shared across each SIMD vector lane
Usage only limited by FPGA resources	Kernel code and resource restrictions



Example: Combining Replication and Vectorization

- Resource estimates of 16 SIMD lanes indicate "no fit"
- Resource estimates of 8 SIMD lanes suggest 12 lanes may fit
 - Automatic vectorization only supports 2, 4, 8 and 16 lane configurations
- Generate 12 lanes by combining num_simd_work_items and num_compute_units
 attribute ((num simd work items(4)))



attribute ((num compute units(3)))

attribute ((reqd work group size(8,8,1)))

Exercise 4 Optimizing an NDRange Kernel



Single Work-Item Execution

Single Work-Item Execution Agenda

- Introduction
- Understanding execution models and optimization reports
- Resolving common dependency issues
- Advanced Uses
 - Exercise 2



Single Work-Item Execution

- Launching kernels with global size of (1,1,1)
 - A kernel executed on a compute unit with exactly one work-item
 - Or use cl::CommandQueue::enqueueTask
- Defined as a **Task** in OpenCL[™]
- Single work-item kernels almost always have an outer loop
 - Loops in kernels automatically parallelized by the Intel[®] FPGA OpenCL Offline Compiler
 - Entire kernel gets pipeline parallelized!
- Intel FPGA specific feature that wouldn't run well on other architectures




75

Single-Threaded Kernels Motivation


- Data parallelism isn't always easy to extract
- NDRange execution may not be suitable for certain situations
 - Difficulties partitioning data into workgroups
 - Streaming application where data cannot arrive in parallel
- Some algorithms that are inherently sequential and depend on previous results
 - E.g. FIR filters, compression algorithms
- Sequential programming model of tasks more similar to C programming
 - Certain usage scenario more suited for sequential programming model
 - Easier to port

Data Parallelization Review

OpenCL[™] NDRange execution best suited for applications where each loop iteration is independent



FPGA Acceleration through Pipelined Execution



Tasks and Loop-pipelining

 NDRange Kernels can't handle dependencies across work-items well

```
for (int i=1; i < n; i++) {
    c[i] = c[i-1] + b[i];
}</pre>
```

- Solution: Tasks
 - Compiler will infer pipelined parallel execution across loop iterations
 - Efficiently execute multiple loop iterations
 - Dependencies resolved by the compiler
 - Values transferred between loop iterations with FPGA resources
 - No need to buffer up data



Load

i=2

i=1


i=0


Store

Loop Pipelining vs Serial Execution

Loop pipelining: Launch loop iterations as soon as dependency is resolved

- Initiation interval(II): launch frequency (in cycles) of a new loop iteration
 - II=1 is optimally pipelined
 - No dependency or dependencies can be resolved in 1 cycle






Pipelined Execution of

Loop Pipelining


AOC will pipeline each iteration of the loop for acceleration

- Analyze any dependencies between iterations
- Schedule these operations and make copies of hardware if needed
- Launch the next iteration as soon as possible




Loop Pipelining Example

No Loop Pipelining



No Overlap of Iterations!


With Loop Pipelining



Finishes Faster because Iterations Are Overlapped


Parallel Threads vs Loop Pipelining

NDRange Parallel Threads




Parallel threads launch 1 thread per clock cycle in pipelined fashion

Loop Pipelining



- Loop Pipelining enables Pipeline Parallelism AND the communication of state information between iterations.
 - If dependency resolved in 1 clock cycle, then the throughput is the same
 - Data dependency resolved without adding extra compute time!

Loop Unrolling in Time vs Pipelining



Single Work-Item vs. NDRange Kernels

One approach is not better than the other, can have both types of kernels in the same application

- Create single work-item kernels if
 - Data processing sequencing is critical
 - Algorithm can't easily break down into work-items due to data dependencies
 - Not all data available prior to kernel launch
 - Data cannot be easily partitioned into workgroups
- Create NDRange kernels if
 - Kernel does not have loop and memory dependencies
 - Kernel can execute multiple work-items in parallel efficiently
 - Able to take advantage of SIMD processing



84

Recognition of Single Work-Item Kernels

AOC assumes single work-item kernels if kernel code does not query any workitem information

- No get_global_id(), get_local_id(), or get_group_id() calls
- Enables AOC to automatically perform loop pipelining and memory dependence analysis on the kernel
- Many C-based algorithms can directly compile to an OpenCL[™] Task

kernel void	mykernel (…) {
for (i=0,	; i< FFT_POINTS; i++) {
}	
}	



Launching Single Work-Item Kernels (Tasks)

- Single work item kernels assumed when there are no get_global_id(), get_local_id(), or get_group_id() calls
- Use cl::CommandQueue::enqueueNDRangeKernel with global_work_size and local_work_size set to 1
- Or cl::CommandQueue::enqueueTask in host code

Host Code setup_memory_buffers(); transfer_data_to_fpga();

myqueue.enqueueTask(mykernel, ...);

read_data_from_fpga();



Single Work-Item Execution Agenda

- Introduction
- Understanding execution models and optimization reports
- Resolving common dependency issues
- Advanced Uses
 - Lab 2


87

Loop Analysis for Single Work-Item Kernels

Loops analys

summation.B1

- Automatically Generated
- Reports status of loop pipelining
- Displays dependency information
- Part of HTML Report
 - <kernel file folder>\reports\report.html
- Also part of the log file
 - <kernel file folder>\<kernel file>.log



88

Loop Pipelining Optimization Report


Report shows pipeline status of each single-work item kernel loop


- Initiation Interval (II) = launch frequency of loop iterations
 - Cycles between loop iteration launches
- Minimizing II is the key to single work-item performance optimization
- Report shows
 - If loops are pipelined
 - Initiation interval of pipelined loops
 - Ideal II=1



Loop Pipeline Single Loop Execution

Basic case – single loop





L : Latency of the loop (clock cycles or pipeline stages)

K: Constant value




Loop Pipeline Single Loop Execution

executing in Datapath Basic case – single loop 2 kernel void test() { L = Kfor (i=0; i<N; i++) {</pre> ••• 0 Loop Analysis Report: II=1

With II = 1, iterations launched every clock cycle one after another



Iteration



- K typically in the order of 100s of clock cycles
- N: Iterations based on data, usually orders of magnitudes larger than K
- So: Number of total clock cycles ≈ N
- Throughput can be estimated without actually running the kernel!

Single Loop with Complex Dependencies

II > 1, caused by complex data or memory dependencies

- Dependencies not resolved in 1 cycle


<pre>kernel void test() {</pre>
for () {
A[x] = A[y];
}
}

Loop Analysis Report: II=6



• Total number of cycles to run is about $N^*6 + K \approx 6^*N$

6 cycles later, next iteration enter the loop body




■ || > 1

Hardware created to stall the pipeline until dependency is resolved

kernel void test() { for (...) { A[x] = A[y]; ... } }

- Total number of cycles to run kernel is about N*II + K ≈ II*N
- Key to single work-item kernel throughput is reducing II
 - Minimize stalls


Single Loop with Complex Dependencies





Memory Dependency

Loop-carried dependency where a memory operation cannot occur before dependent memory operation from a previous iteration




- Largest Critical Path Contributor
 - Specifies the operations that contribute to the delay



Data Dependency

Loop-carried dependency where a variable is dependent on the result from a computation in the previous iteration




- Largest Critical Path Contributor
 - Specifies the operations that contribute to the delay



Loop Pipeline with Nested Loops


"Critical Loop" determines performance, non-critical loops can have poor II



Loop Pipeline with Nested Loops

"Critical Loop" determines performance, non-critical loops can have poor II

- Outer loop iterations now blocked because inner loop is busy
- II on outer loop doesn't impact performance
- Outer loop II only an issue if
 - N * II_inner_loop < II_outer_loop</p>




Loop Pipeline with Nested Loops

Which loop is the critical loop?

Loop Analysis Report:		
M loop: II >= 1		
N loop: II = 1		
P loop: II = 8		

- Depends on the value of N and P
- If P is much smaller than N, II for P loop doesn't matter
 - If P*8 < N






Interleaving of Outer Iterations in the Inner Loop

• When Inner Loop II>1 and inner loop is not a serial region (discussed later)


for (...) { ... for (...) {



Out-of-Order Loop Execution

Nested loops where the number of iterations of the inner loop varies among outer loop iterations

Outer loop iteration could become out-of-order






Out-of-Order Loop Iterations

Common coding style

- for (i=0; i < N; i++)
 for (j=0; j < N-i; j++) {
 ...
 }
 }</pre>
- Compiler analyzes impact of out-of-order iterations on functionality
 - Check for independence of iterations
 - Loop pipelining still inferred if functionality not affected
- If out-of-order iterations may lead to incorrect result
 - Loop NOT pipelined




Out-of-order loop iterations i=0 i=1




Serial Region Execution

- Serial region can occur with nested loops
 - An inner loop access causing an outer loop dependency
 - Inner loop becomes a serial region in the outer loop iteration



Optimization Report	
Outer Loop: II = 2	
Serial execution around: Inner Loop	
Inner Loop: II=1	



Serial Regions

- Significant issue if inner loop II>1
- Not an issue if inner loop trip count is high relative to latency of inner loop
- II of both inner and outer loops not affected
- Optimization report will state data or memory dependency causing the serial region

Iterations executed serially across the region listed below. Only a single loop iteration will execute inside the listed region. This will cause performance degradation unless the region is pipelined well (can process an iteration every cycle).

Loop "Block2" (file singlethreaded.cl line 10) due to:

Data dependency on variable




Single Work-Item Execution Agenda

- Introduction
- Understanding execution models and optimization reports
- Resolving common dependency issues
- Advanced Uses
 - Lab 2



Minimize Pipeline Stalls



Improve the performance of single work-item kernels by addressing loop-carried dependencies

- Techniques
 - Remove dependency
 - Relaxing dependency
 - Simplifying dependency
 - Transferring dependency to local memory
 - Remove dependency using a pragma



Removing Loop-Carried Dependency (Unoptimized)


- Outer loop launches every cycles
 - Not the critical loop

- Unoptimized int sum = 0;for (unsigned i=0; i<N; i++) { for (unsigned j=0; j<N; j++) { sum += A[i*N+j];sum += B[i];

- Each inner iteration requires sum from the previous outer iteration
 - Becomes serial region

Inner loop pipelined well!







Removing Loop-Carried Dependency (Optimized)

To remove the dependency and thus serial region

- Accumulate using local variable for inner loop (sum2)
 - Instead of using the same **sum** as outer loop
- Add the local sum2 to sum at the end of each outer iteration

int sum = 0; for (unsigned i=0; i<N; i++) { int sum2 = 0; for (unsigned j=0; j<N; j++) { sum2 += A[i*N+j]; } sum += sum2; sum += B[i]; }

```
| *** Loop Analysis Report ***
Loop "Block1":
    Pipelined with II>=1
Loop "Block2":
    Pipelined with II=1
```




Relaxing Loop-Carried Dependency (Unoptimized)

- Floating point multiply here takes 6 cycles
 - Data dependency on mul every cycle means II needs to be 6

 Strategy: Increase the distance of the dependency to be more than 1 iteration

Unoptimized

```
float mul = 1.0f;
for (unsigned i = 0; i < N; i++)
{
      mul = mul * A[i];
}
```



Relaxing Loop-Carried Dependency (Optimized)


- Relax the dependency over M iterations to match latency of dependent operation
- Instead of 1 result variable, use M copies
 - Number of copies depend on the initial II
 - M copies implemented as shift register
- Top copy used in multiplication
- Shift values
 - Result goes to the bottom of shift register
- Reduce all the copies to one result

#pragma unroll signals compiler to flatten the loop structure
and execute all iterations of the loop in one feed forward path

```
#define M 6
                                 Optimized
float mul = 1.0f;
float mul copies[M];
for (unsigned i = 0; i < M; i++)
     mul copies[i] = 1.0f;
for (unsigned i = 0; i < N; i++) {
     float cur = mul copies[M-1]*A[i];
     #pragma unroll
     for (unsigned j = M-1; j > 0; j--)
          mul copies[j] = mul copies[j-1];
     mul copies[0] = cur;
#pragma unroll
for (unsigned i = 0; i < M; i++)
     mul = mul * mul copies[i];
*** Loop Analysis Report ***
Loop "Block 1"
     Pipelined. II=1
```

110

Relaxing Loop-Carried Dependency (Optimized)



```
#define M 6
                                 Optimized
float mul = 1.0f;
float mul copies[M];
for (unsigned i = 0; i < M; i++)
     mul copies[i] = 1.0f;
for (unsigned i = 0; i < N; i++) {
     float cur = mul copies[M-1]*A[i];
     #pragma unroll
     for (unsigned j = M-1; j > 0; j--)
          mul copies[j] = mul copies[j-1];
     mul copies[0] = cur;
#pragma unroll
for (unsigned i = 0; i < M; i++)
     mul = mul * mul copies[i];
*** Loop Analysis Report ***
Loop "Block 1"
     Pipelined. II=1
```


111

Transferring Loop-Carried Dependency to Local Memory (Unoptimized)

System memory accesses may have long latencies, move dependencies to local memory

- Example:
 - Dependency on Global variable A

```
component void mycomp (int* restrict A) {
   for (unsigned i = 1; i < N; i++)
        A[N-i] = A[i];
}</pre>
```





Transferring Loop-Carried Dependency to Local Memory (Optimized)

Solution: Move array A[i] from system to local memory

- Copy global A[] to local B[]
- Execute the loop on local array B[i]
- Copy local B[] back to global A[]
- Dependency now on local array B[]
 - Successive iterations launched every cycles

```
component void mycomp(int* restrict A) {
              for (unsigned i = 0; i < N; i++)
                    B[i] = A[i];
Optimized
              for (unsigned i = 1; i < N; i++)
                    B[N-i] = B[i];
              for (unsigned i = 0; i < N; i++)
                    A[i] = B[i];
             *** Loop Optimization Report ***
            •••
            Loop "Block1"
              Pipelined. II=1
            Loop "Block2":
              Pipelined with II = 1
            Loop "Block3":
              Pipelined. II=1
```



Removing Memory Access Loop-Carried Dependency

- ivdep pragma asserts memory array accesses will not cause dependencies
 - Apply to loops
 - Removes constraints from otherwise dependent load and store instructions
 - Applies to private, local, and global arrays and pointers
 - Reduces logic utilization and lowers the II value
 - User responsible for functionality!
- Example

```
#pragma ivdep
for (unsigned i = 1; i < N; i++)
        A[i] = A[i - X[i]];</pre>
```

- X[i] unknown at compile time, compiler assumes dependency across iterations
- With #pragma ivdep, compiler assumes accesses to memory in this loop will not cause dependencies



ivdep Pragma

- #pragma ivdep
 - Dependencies ignored for all accesses to memory arrays

```
#pragma ivdep
for (unsigned i = 1; i < N; i++) {
        A[i] = A[i - X[i]];
        B[i] = B[i - Y[i]];
}</pre>
```

Dependency ignored for A and B array

- #pragma ivdep array(array_name)
 - Dependency ignored for only array_name accesses

```
#pragma ivdep array(A)
for (unsigned i = 1; i < N; i++) {
        A[i] = A[i - X[i]];
        B[i] = B[i - Y[i]];
}</pre>
```

Dependency ignored for A array Dependency for B still enforced

ivdep Pragma Advanced Uses

ivdep and structs

#pragma ivdep array(S.A)
for (unsigned i = 0; i < N; i++)
 S.A[i] = S.A[i-X[i]];</pre>

No dependencies for array A inside struct S

No dependencies for A inside the struct pointed to by S

ivdep applies to all arrays that may alias with specified pointer


No dependencies for A and B array



Convert Nested Loops into Single Loop

Combine nested loops to save resources and improve performance

Consider using the loop_coalesce pragma




Nested loops have more logic and latency than a coalesced loop




loop_coalesce Pragma

Directs compiler to coalesce nested loops into a single loop

- Helps reduce overhead needed for loops
 - Reduces area and latency of component
- In certain cases may lengthen critical loop II



Compiler attempts to coalesce all nested loops



Compiler attempts to coalesce only loops A, B, and D



Single Work-Item Execution Agenda


- Introduction
- Understanding execution models and optimization reports
- Resolving common dependency issues
- Advanced uses
 - Lab 2



Reducing Kernel Hardware Overhead with max_global_work_dim(0)

- Single Work-Item Kernels are not dispatched across work-items/workgroups
- Kernel attribute max_global_work_dim(0) removes dispatch HW logic
 - Saves resources
 - Removes logic that generate threads IDs for specified kernel
 - global ID, local ID, group ID
 - Other number of dimensions values are allowed (up to 3)
 - But result in no resource savings

```
__attribute__((max_global_work_dim(0)))
__kernel void mykernel (...) {
   for(...
}
```





max_global_work_dim(0) Recommendation

Recommended to be used for ALL single work-item kernels (Tasks)

- Compiler does not perform this by default in order to conform to OpenCL[™] standards
- Once set, multi-threaded (more than 1 work-item) launch of the kernels will result in error
- Once set, overhead omission reflected for the kernel in the HTML Area Report

[-] gl_test (Logic: 2%)	6297 (1%)	8526 (1%)	72 (3%)	0 (0%)		
 Function overhead	1570	1685	0	0	Kemel dispatch logic.	-
[+] Block0 (Logic: 1%)	4727 (1%)	6841 (1%)	72 (3%)	0 (0%)		




Kernels That Runs Without the host

Mark kernels that runs automatically without the host with autorun attribute

```
__attribute__((autorun)))
```

- Starts kernel execution automatically once FPGA is configured without the host
 - Restarts automatically if it finishes execution
- Saves resources
 - Omits logic used for communication with the host
 - Omits logic that dispatches work-items (ID generators)





autorun Kernel Requirements

- Must use either the max_global_work_dim(0) or reqd_work_group_size(X,Y,Z) attribute
 - Fixed number of threads launched every time
- Must not have any argument
 - No communication with the host
- I/O channels not supported

__attribute__((max_global_work_dim(0)))
__attribute__((autorun))
void kernel mykernel()


- Cannot guarantee data is not dropped at startup
- Kernel-to-kernel channels allowed
- Typically for kernels that processes data from channels and write to channels



Creating an Array of Compute Units

Replicate kernel hardware with num_compute_units(X,Y,Z) attribute

- Creates X*Y*Z copies of kernel pipeline
 - Increases throughput



- For NDRange kernels, CU's are used to execute multiple workgroups in parallel
 - More on this in the Optimizing NDRange kernels section
- Consumes X*Y*Z times more resources for that kernel compute unit
- With single work-item kernels, AOC allows customization of kernel compute units using the get_compute_id() function
 - Create compute ID dependent logic



get_compute_id() Function Usage


- Each replicated compute unit assigned a compute ID
- get_compute_id(dim) call retrieves the unique index of each compute unit in the specified dimension during compilation
 - Compute IDs are static values dim: 0 = X, 1 = Y, 2 = Z
- autorun and max_global_work_dim(0) attributes required!
- Alternative to replicating the kernel source code and specializing for each copy
- Allows compiler to generates unique hardware for each compute unit
 - e.g. if (get_compute_id(0) == X) then do something
 - Often used to customize computations or control flow



Example with get_compute_id

Using compute ID to determine channel usage

```
channel float4 ch PE row[3][4];
channel float4 ch PE col[4][3];
channel float4 ch PE row side[4];
channel float4 ch PE col side[4];
 attribute ((autorun))
  attribute ((max global work dim(0)))
 attribute ((num compute units(4,4)))
kernel void PE() {
    float4 a,b;
     if (get compute id(0) == 0) //First PE of row
          a = read channel(ch PE col side[col]);
     else
          a = read channel(ch PE col[row-1][col]);
     if (get compute id(1)==0)
```






...

Systolic Array Motivation


- Key to peak device performance
 - Highest possible frequency / Keep FPGA resource busy
- Approach 1: Single large kernel
 - "CPU coding style", difficult to generate efficient HW
- Approach 2: Utilize small kernels
 - Easier to optimize and generate efficient HW
 - Then replicate kernels
 - "FPGA coding style", Divider-and-conquer
 - Call each of these Processing Elements Kernels (PE)








Convolutional Neural Network (CNN) Example






Matrix Multiply in OpenCL[™] – Small 4x4 variant

- 2D Systolic Array
 - Each PE a dot product
 - DSP blocks chained together
- Regular array topology







Exercise 2 Relax Data Dependencies




Programmable Solutions Group

Reducing Communication Latency with Pipes/Channels


Traditional OpenCL[™]: Host-Centric Architecture

All communication to/from kernels done through global memory





Idea: Communication without Global Memory




- Kernel-to-kernel communication done directly on-chip using FIFOs
- IO-to-kernel communication done without the host
- Enabled through Intel FPGA Channels / OpenCL Pipes



Channels / Pipe Features

- Provides FIFO-like communication mechanism
- Each call site is unidirectional



- Allows BSP-specific I/O communication with kernel compute units
- Advantages
 - Leverage internal bandwidth of the FPGA
 - Avoid the bottleneck of using off-chip memory
 - Reduces overall latency by allowing concurrent Kernel execution
 - Reduce storage requirements when data is consumed as it is produced



Kernel-to-Kernel Channel Performance Gains

- Standard
 - If communication between kernels is required, host forced to launches kernels sequentially
 - Kernel 1 writes to global memory, kernel 2 reads from global memory

Kernel 1 Kernel 2

- With channels
 - Host can launch kernels in parallel
 - kernel 1 writes to channel as kernel 2 reads from it






IO Channel Performance Gains

Standard

- Data needs to be written to global memory first before kernel can process it and then read back after processing
- Limited by PCIe* bandwidth and memory throughput



- With IO channels
 - Kernel can run while data flows across network interface
 - System running at speed of network interface





Channel Declaration

Enable the Intel® FPGA extension for channels

#pragma OPENCL EXTENSION cl_intel_channels : enable

- Declare file-scope channel handle along with type
 - Supports any built-in OpenCL[™] or user defined types
 - structs, char, uchar, short, ushort, int, uint, long, ulong, float, vector data types
 - Type must be 1024 bits or less
 - Optionally specify depth of FIFO (Buffered Channel)
 - Declaring an array of channels produces independent channels

```
channel int a; // Channel `a' for ints
channel long b _attribute_((depth(8))); //buffered channel b
channel float4 c[2]; //Creates 2 float4 channels, c[0] and c[1]
```



Blocking Channel Reads and Writes

Function Prototypes

void write_channel_intel(channel <type> channel_id, const <type> data);

<type> read_channel_intel(channel <type> channel_id);

- Each write adds a single piece of data to the channel
 - write_channel_intel(a_channel, (float4) x);
- Each read removes a single piece of data from the channel
 - int x = read_channel_intel(b_channel);
- channel_id identifies the buffer
- write_channel_intel blocks if the channel is full
- read_channel_intel blocks if the channel is empty
- <type> must match between reads and writes and channel handle



Non-Blocking Channel Reads and Writes

Function Prototype

bool write_channel_nb_intel(channel <type> channel_id, const <type> data);

<type> read_channel_nb_intel(channel <type> channel_id, bool * valid);

- Like blocking calls except functions does not block, pipeline not stalled
- Functions returns bool value indicating if operation took place successfully
 - int x = read_channel_nb_intel(a_channel, &valid);
 - 'x' gets data if 'valid' is true
 - valid = write_channel_nb_intel(b_channel, x);
 - 'b_channel" contains 'x' if 'valid' is true
- Useful if operation may not occur, when dealing with I/O channels, or to facilitate work distribution



Kernel Concurrency

- Channels designed to work with reading & writing kernels executing in parallel
 - Limited storage in the channel
 - Not the standard model for OpenCL[™] kernels
- May require changes to the host code
- Use a separate command queue for each kernel
 - To allow for parallelism with in-order queues

```
#define NUM_KERNELS
...
std::vector<cl::Kernel> kernels;
std::vector<cl::CommandQueue> myqueue;
```



Buffered Channels

- Default channels are 0-depth, i.e. no storage, read and write happens together
- Use the depth attribute to specify a minimum depth for the channel
- Use buffered channels if there are temporary imbalances btw. reads and writes
 - Prevents stall (profiler can detect stalls)
 - Conditional reads/writes may cause imbalance between reads/writes

```
channel int c __attribute__((depth(20)));
__kernel void producer (...) {
    if (...)
        write_channel_intel(c, ...)
}
__kernel void consumer (...) {
    if (...)
        val=read_channel_intel(c)
```



I/O Channels

- Channels used with input or output features of a board
 - E.g., network interfaces, PCIe* interfaces, camera interfaces, etc.
- Behavior defined by the Board Support Package (check board spec.xml)

<channels>

<interface name="udp_0" port="udp0_out" type="streamsource" width="256" chan_id="eth0_in"/>
<interface name="pcie" port="tx" type="streamsink" width="32" chan_id="pcie_out" />
</channels>

Declaration of I/O channel using the io attribute

channel QUDPWord udp_in_IO __attribute__((io("eth0_in"))); channel float data __attribute__((io("pcie_out")));

- Usage same as other channels
 - data = read_channel_intel(udp_in_IO);



Implementing OpenCL[™] Pipes

Implement pipes instead of channels for compatibility with other SDKs

- AOC implements pipes as a wrapper around channels
 - Channels are statically inferred from pipe arguments
 - Kernel CUs are connected via name matching
 - All rules that apply to channels also apply to pipes
 - Types supported, size limit, blocking/non-blocking behavior, etc.
- AOC does not support the entire pipes specification
 - Not fully OpenCL[™] 2.0 conformant



Pipe Syntax, Kernel Side


- Pipes are specified as a kernel argument with the keyword pipe
 - read_only or write_only qualifier and data type required in declaration
- Read / Write to the pipe using read_pipe() and write_pipe() calls
 - Specify pipe name and address of variable to read/write

```
__kernel void producer (write_only pipe uint p0) {
   for (...)
      error = write_pipe(p0, &data);
}
kernel void consumer (read_only pipe uint p0) {
   for (...)
      error = read_pipe(p0, &value);
}
```



Pipe Syntax, Host Side

- Use clCreatePipe to create the pipe object
 - Similar to clCreateBuffer, returns cl_mem object
- Use clSetKernelArg to map pipe to appropriate read and write kernel args
- Both of these functions has no affect on the creation of the pipe hardware
- Needs to be called to conform to the OpenCL[™] standard





Pipe Attributes

• Apply __attribute__((blocking)) for blocking behavior

- Pipes are non-blocking by default

__kernel void producer (write_only pipe uint __**attribute__(blocking))** p0) __kernel void consumer (read_only pipe uint __**attribute__(blocking))** p0)

- Use depth attribute to specify the minimum depth of a pipe
 - If read and write depths differ, AOC uses the larger depth of the two

#define SIZE 100
__kernel void producer (write_only pipe uint __attribute__((depth(SIZE))) p1)
__kernel void consumer (read_only pipe uint __attribute__((depth(SIZE))) p1)

I/O Pipes with io attribute

_kernel void myk (read_only pipe QUDPWord __attribute__((io("eth0_in))) UDP_in)



Channels / Pipes in the Area Report

Channel / pipe implementation shown in the detailed HTML area report

- Width implemented, Depth implemented (vs depth requested)
- Resources used

	LES	FFs	RAMs	DSPs	Details
System Total (Logic: 15%)	50471 (10%)	64595 (6%)	349 (14%)	9 (0%)	
Board interface	38262	44528	257	0	Platform interface logic.
Global interconnect	5034	9568	52	0	Global interconnect for 1 global load and 1 global store.
Channel (acl_p1_pipe_channel)	32	32	0	0	Channel is implemented 32 bits wide by 0 deep.
channels.cl:4 (c0)	49	167	1	0	 Channel is implemented 32 bits wide by 256 deep. Requested depth was 128. Channel depth was changed for the following reasons: - instruction scheduling requirements - nature of underlying FIFO implementation


NDRange and Single Work-Item Kernel Interaction with Channels/Pipes

- Single Work-Item and NDRange Kernel can interact predictably
- Algorithm may naturally split into both single work-item and NDRange kernels

NDRange

Ex. Generating random data for a Monte Carlo simulation:

```
Single Work-Item
kernel void rng(int seed) {
   int r = seed:
   while(true) {
      r = rand(r);
      write channel intel(RAND, r);
```




int rnd = read channel intel(RAND);

out[gid] = do sim(data, rnd);




Arbitration with Non-Blocking Channels/Pipes



```
kernel void arb2to1(...) {
   bool v = false;
   while(true) {
      int d = read_channel_nb_intel(C_IN1, &v);
      if(!v)
        d = read_channel_nb_intel(C_IN2, &v);
      if(v)
        write_channel_intel(C_OUT, d);
   }
}
```




Channel / Pipe Example Application



- Three Kernels:
 - Read Kernel -- (Transfers data from DDR to channel)
 - Streamer Kernel -- (Reads from input channel, processes data, and writes to output pipe)
 - Write Kernel -- (Transfers data from pipe to DDR)
- Separate queues needed to launch kernels in parallel

Channel / Pipe Example Application Code






Host Pipes

- Allow host to send/receive data to/from the kernels without global memory
 - Performance advantage
 - Achieve peak host-to device bandwidth



Host Code

cl_mem read_pipe = clCreatePipe(context,CL_MEM_HOST_READ_ONLY, ...); cl_mem write_pipe = clCreatePipe(context, CL_MEM_HOST_WRITE_ONLY, ...); clReadPipeIntelFPGA (read_pipe, &val); clWritePipeIntelFPGA (write pipe, &val);





Pipes vs Channels

- Most cases they are the same
 - Usage and Performance
- Use Pipes
 - Partially conformant to OpenCL[™] standards
 - Needs modification from OpenCL 2.0 Pipes
- Use Channels
 - With autorun kernels
 - Use model more aligned with FPGA implementation
 - Pipe usage more verbose, especially on the host side



Optimizing Memory Accesses

Optimizing Memory Accesses Agenda


- Overview
- Global/constant memory
- Local memory
- Private memory
- Host memory



OpenCL[™] Memory Model

- Global Memory
 - Off-chip memory (DDR / QDR / HMC)
 - Slow for non-sequential access
- Constant Memory
 - Visible to all workgroups
 - Accessed through shared cache
- Local Memory
 - Shared within workgroup
 - FPGA on-chip memory
 - Much higher bandwidth and lower latency than global memory

- Private Memory
 - Unique to a work-item
 - FPGA registers or on-chip memory
- Host Memory (Separate CPU Memory)






Need to Optimize Memory Accesses


- In many real-world algorithms, data movement through memory is often the bottleneck
- Memory access efficiency often determine overall performance of a kernel
 - Large performance gains can be achieved from optimization effort
- Global Memory
 - Maximum global memory BW is much smaller than maximum local memory BW
 - Maximum computational BW of the FPGA is much larger than the global memory BW
 - Increases in kernel performance leads to increases in global memory BW requirements



HTML Report: System Viewer and Memories


- Stall point graph that include load and store information between kernel pipeline and memories
- Verify memory replication
- Identify stallable loads and stores
- See type of LSU implemented





System Viewer: Visualize Memory Accesses

Visualize Connections from each load/store to local and global memory





HTML Area Report for Memory Implementation


- Shows global and constant cache interconnect implemented
- Reports type of global load store unit implemented
- Local memory implementation reported
 - Overall state: Optimal, Good but replicated, Potentially inefficient
 - Total size, replication factors, stallable/stall-free, merging, banking, number of reads and writes
- Shows private variable implementation

Area Report (area utilization values are estimated)							
	LEs	FFs	RAMs	DSPs	Details		
System Total (Logic: 16%)	50902 (10%)	72696 (7%)	391 (15%)	0 (0%)			
Board Interface	38262	44528	257	0	Platform interface logic.		
Global interconnect	5034	9568	52	0	 Global interconnect for 0 global loads and 2 global stores. 		
Constant cache interconnect	894	9500	44	0	 1038 hytes constant cache accessible to all kennels and b persistent across kernel invocations. Data inside the cache is replicated 2 times to support 6 reads. Cache optimized for hits, misses incur a large penalty. If amount of data in the cache is small, consider passing it by value as a kernel argument. Use Dynamic Profiler to check stalls on accesses to the cache to assess the cache's effectiveness. Profiling actual cache in that is carrently not supported. 		
[+] A (Logic: 1%)	3356 (1%)	4550 (0%)	19 (1%)	0 (0%)			
[+] B (Logic: 1%)	3356 (1%)	4550 (0%)	19 (1%)	0 (0%)			

HTML Kernel Memory Viewer

Displays the local memory present in your design Illustrates:

- Memory replication
- Banking
- Implemented arbitration
- Read/write capabilities of each memory port





Dynamic Profiler and Memory Accesses

Displays statistics about each memory accesses on source code tab

- Entry shows type of access: global / local
- At access location, displays pipeline stall %, occupancy %, average bandwidth, efficiency%, cache hit%, non-aligned access, burst, and coalescing

Global Memory BW (MEMORY)			25600 MB/	25600 MB/s							
Source Code	Kernel Execution matrixMul										
Line #	Source Code Attributes		Stall%	Stall% Occupancy%		Bandwidth					
64	a <= aEnd;						A	Kerne	I tab shows	overall statistics	
65 66	a += aStep, b += bStep) {									- 1 1	
67	// Load the matrices from device memory						Board			c5soc	
68	// to shared memory; each thread loads										
69	// one element of each matrix						Clobal Mara		MODY	6400 MB/s	
70	AS(ty, tx) = A[a + uiWA * ty + tx];	0:global{MEMOR		0:95.9		0: 1398.5MB/s, 100.00%Efficiency	Global Mem		WORT	0400 WID/S	
71	BS(ty, tx) = B[b + uiWB * ty + tx];	0:global{MEMOR	read 0: 0.08%	0: 95.9	1%	0: 10.1MB/s, 100.00%Efficiency		Y	~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~		
72	•						Source Code	Kernel Exe	cution matrixMult		
73	// Synchronize to make sure the matrices are loaded		global{MEMORY}	read			OL-N-N-			Outlined	
74	barrier(CLK_LOCAL_MEM_FENCE);	Ca	ache Hits: 99.9%				Statistic		Measured	Optimal	
75		No	on-aligned Accesses	s: 0.0%			Worse Case Sta	all (glob	42.83%	0%	
76	#pragma unroll	Me	emory site coalesce	d with other memory site	s.		Kernel Clock Fre	equency	129.3 MHz	na	
77	for (int k = 0; k < BLOCK_SIZE; ++k) {						Global BW (MEM	IORY:ban	1176.6 MB/s	3200 MB/s	
78	Csub += AS(ty, k) * BS(k, tx); 0:local,read		0: 0.0%	0:95.9	1%	0:	Average Write	Burst	1	16	
79	}						Average Rea	d Burst	1	16	
80											1

Optimizing Memory Accesses Agenda

- Overview
- Global/constant memory
- Local memory
- Private memory
- Host memory




Global Memory in OpenCL™

- global address space
 - Used to transfer data between host and device
 - Used for kernel-to-kernel communication
 - Shared by all work-items in all workgroups
- Generally allocated on host as cl::Memory object
 - Created/allocated with cl::Buffer constructor
 - Data transferred using cl::enqueue[Read/Write]Buffer method
 - Object assigned to global pointer argument of kernels



OpenCL[™] BSP Global Memory


- Global memory controllers and devices defined by the Board Support Package
- Global memory interconnect built by the kernel compiler





Compiler Generated Hardware


- Custom global interconnect created
- LSU type selected by the compiler
 - Performs Width Adaptation
 - User data (e.g. 32-bit int) to memory word (512-bit DRAM word)
 - Coalesced to avoid wasted bandwidth



Pipeline

LSU Types

- Burst-Coalesced
 - Most common global memory LSU
 - Specialized LSU to groups loads/stores into bursts
 - LSU for load can cache/re-use data
 - Private caching is applied heuristically
- Streaming
 - Simplified version of burst-coalesced LSU that supports only completely linear accesses
- Pipelined
 - Used for local memory
- And others





Global Memory Load Store Units in the Area Report

Implementation of LSUs annotated with source line

Include size of cache, situations when cache is created, and other tips

					<pre>1</pre>
					<pre>2 int i = get_global_id(0);</pre>
					<pre>3 int idx = out[i]; // idx is data-dependent 4</pre>
	1	1	1	1	<pre>int cached_value = in[idx]; // this is a cached LSU (burst-coalesced-cached).</pre>
[-] Block0 (Logic: 1%)	4727 (1%)	6841 (1%)	72 (3%)	0 (0%)	
State	32	32	0	0	<pre>7 out[i] = cached_value; 8 }</pre>
caching.cl:3	354	402	13	0	9
caching.cl:5	3094	4489	43	0	 Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as 'volatile' to disable generation of this cache.
caching.cl:7	1247	1918	16	0	




Arbitration Interconnect to Global Memory

- Generated automatically by the compiler
- Arbitrate to physical interfaces
 - Tree interconnect (high bandwidth)

OR

- Ring interconnect (high f_{max})
 - Increase reliance on large bursts
- Arbitration type chosen base on # of LSUs
- Distribute (load balance) across physical interfaces






Kernel Argument Constant Memory

__kernel void my_kernel(__constant float * restrict coef)
...

- Written to global memory and likely constant cache by the host
 - Can be modified later by the host, shared by all work-groups
- Use for read-only data that all work-groups access
 - E.g. high-bandwidth table lookups
- constants kernel arguments are also stored in on-chip memory if possible
 - Optimized for 100% cache hit performance
 - Default size is 16kB
 - Shared by all constant arguments
 - Can be set at kernel compile time



Complete Picture





Global / Constant Cache Interconnect Area Report

- Global interconnect accessing external memory (e.g. DDR4)
 - Number of global loads and stores affects area
- Constant cache interconnect accessing memory marked as constant
 - Number of reads affects replication which affects area
 - Include tips for improving performance

<pre>kernel void A(constant int *src, global int *dst) {</pre>
<pre>int i = get_global_id(0);</pre>
<pre>dst[i] = src[i] + src[i + 1] + src[i >> 1];</pre>
- }
<pre>kernel void B(constant int *src, global int *dst) {</pre>
<pre>int i = get_global_id(0);</pre>
<pre>dst[i] = src[i] + src[i + 1] + src[i >> 1];</pre>
1

Area Report (area utilization values are estimated)							
	LEs	FFs	RAMs	DSPs	Details		
System Total (Logic: 16%)	50902 (10%)	72696 (7%)	391 (15%)	0 (0%)			
Board interface	38262	44528	257	0	Platform interface logic.		
Global interconnect	5034	9568	52	0	 Global interconnect for 0 global loads and 2 global stores. 		
Constant cache interconnect	894	9500	44	0	 16384 bytes constant cache accessible to all kernels and is persistent across kernel invocations. Data inside the cache is replicated 2 times to support 6 reads. Cache optimized for hits, misses incur a large penalty. If amount of data in the cache is small, consider passing it by value as a kernel argument. Use Dynamic Profiler to check stalls on accesses to the cache to assess the cache's effectiveness. Profiling actual cache hit rate is currently not supported. 		
[+] A (Logic: 1%)	3356 (1%)	4550 (0%)	19 (1%)	0 (0%)			
[+] B (Logic: 1%)	3356 (1%)	4550 (0%)	19 (1%)	0 (0%)			



File Scope ____constant

- File scope _____constant variables supported
- Dedicated on-chip ROM resources allocated for each variable
 - Not shared with ____constant arguments, not stored in global memory
 - In-lined into the kernel compute unit

```
__constant int my_array[4] = {0x0, 0x1, 0x2, 0x3};
__kernel void my_kernel (__global int * my_buffer)
{
    size_t gid = get_global_id(0);
    my_buffer[gid] += my_array[gid % 4];
```



}

Heterogeneous Memory


Some BSPs offer more than one type of global memory

- DDR, QDR, HMC, etc.
- Memory location can be set per kernel argument using
 - Using buffer_location("MEMORY_NAME")

cl::Buffer mybuf(context, CL_MEM_HETEROGENEOUS_INTEL, size, NULL, &errNum);

Global Memory Banking Optimizations

- Global memory addresses can be set as interleaved or partitioned by bank(controller)
- Burst-interleaved is the default
 - Best for sequential traffic and for load balancing between memory banks
 - Same behavior as GPUs
- Interleaving granularity set by BSP in XML
 - Usually width*maxburst board_spec.xml



Manually Partitioning Global Memory

Turn off interleaving


- aoc <kernel file>.cl -no-interleaving <memory_type>
- Allocate each memory buffer to one of the banks
 - Use CL_CHANNEL... flags
 - Allocate each buffer to designated memory bank only

Flag	Bank Allocated						
CL_CHANNEL_1_INTELFPGA	Allocates to lowest available memory region						
CL_CHANNEL_2_INTELFPGA	Allocates to the second memory bank						
CL_CHANNEL_n_INTELFPGA	Allocates to the n th bank (as long as the board supports it)						

cl::Buffer mybuf(context, CL_CHANNEL_2_INTELFPGA, size, 0, 0);

Matrix Multiplication: Global Memory (default)

```
for (int i = 0; i < WIDTH; i++) {
    Csub += A[y * WIDTH + i] * B[x + WIDTH * i];
}
C[y * WIDTH + x] = Csub;</pre>
```






Matrix Multiplication: Global Memory (partitioned)

- Optimize matrix A and B access
 - By using separate banks

for (int i = 0; i < WIDTH; i++) {
 Csub += A[y * WIDTH + i] * B[x + WIDTH * i];
}
C[y * WIDTH + x] = Csub;</pre>

C is rarely accessed so don't care



aoc MatrixMult.cl -no-interleaving DDR



Optimizing Memory Accesses Agenda

- Overview
- Global/constant memory
- Local memory
- Private memory
- Host memory




On-chip Memory Systems

- "Local" and some "private" memories use on-chip RAM resources
 - Much better performance than global memories
- Local memory system is customized to your application at compile time
 - Dependent on data type and usage
 - Banking configuration (number of banks, width), and interconnect customized to minimize contention
 - Big advantage over fixed-architecture accelerators
 - If your code is optimized for another architecture, undo the fixed-architecture workaround




Statically Allocating Local Memory





Dynamically Allocated Local Memory


- Not preferred
- For Intel® FPGA, a static amount is always allocated at compile time
 - Dynamically allocated size must be <= statically allocated size





Local Memory Kernel Argument Allocation


- Physical pointer kernel arguments size set at compile time
- By default 16kB of local memory is allocated for each variable
- cl::Kernel::setArg() cannot request data larger than the statically allocated size
- Use local_mem_size attribute to manually set size, must be power of 2






Efficient On-chip Memory Systems

- Loads/stores with stall-free properties ideal
 - Have fixed latency
 - Access latency is lower
 - Use less resources
 - Can be included in stall-free execution regions of the pipeline
- Lead to simpler interconnect
 - No arbitration is needed
- Can be scheduled more efficiently
 - See discussions on dependencies





On-chip memory architecture


- Basic memory architectures map to dual-ported M20Ks
 - Concurrently accomodates #loads + #stores \leq 2
- Kernels may require many complex accesses



- Compiler optimizes kernel pipeline, interconnect and memory system
 - Through splitting, coalescing, banking, replication, double-pumping, port sharing

Interconnect: Port Sharing


Interconnect includes access arbitration to memory ports




- With no optimization, sharing ports destroys performance
 - Pipeline stalls due to arbitration for concurrent accesses
 - Unless mutually exclusive accesses
- Key to high local-memory efficiency is stall-free memory accesses
 - Concurrent memory accesses can access memory without contention




Automatic Double Pumping












Local Memory Replication Example

```
kernel
void foo replication (int ind1, int ind2, int val, int calc) {
      local int array[1024];
    int res = 0;
(ST) array[ind1] = val;
    #pragma unroll
    for (int i = 0; i < 9; i++)</pre>
(LD)
        res += array[ind2+i];
    calc = res;
```

1 write port, 9 read ports Up to 3 read ports, 1 write port per replicant (double pump) Therefore, replication factor = 3 needed for stall free accesses Bank Ø Info Total number of ports per bank: 10 Number of read ports per bank: 9 Number of write ports per bank: 1 Total replication: 3



Compiler Code Analysis

- Double pumping/replication done with minimal understanding of kernel pipeline
 - Just assume that ALL loads and stores are concurrent
- Compiler analyzes kernel code for more advanced optimizations
 - Based access patterns and decomposition of the address

```
local float B[1024][32];
...
B[i][j] = ...
```

- Example, B[i][j] accesses address =
 - B + ((i * 32 + j) * sizeof(float))
 - Access is always at a 32-bit boundary
 - More powerful information inferred from related accesses




Static Coalescing


Components often access consecutive addresses (variable A)



- Code specifies 2 consecutive stores to array A
- Compiler merges consecutive memory accesses into a wider accesses
 - Leads to fewer ports used and therefore less contention
 - One wider store to A










Automatic Banking


```
kernel void example() {
    local int A[32][2], B[32][2];
    ...
    int lid = get_local_id(0);
    A[lid][0] = B[lid][0];
    A[lid][1] = B[lid + x][1];
    ...
```



- Can the compiler do better for access to array B?
 - Currently 2 loads: B[lid][0] and B[lid + x][1]
 - The loads will access two disjoint partitions of the memory
- Solution: Compiler can partition memory into multiple banks to create concurrent accesses
 - Create separate memories for B with individual set of ports




Banking






Memory Geometry Unrelated to Array Shape

 Compiler creates memory geometry based on how an array is accessed, not how it's declared





2D Possible Geometries





Local Memory in the Area Report

- Many different local memory properties shown in HTML area report
 - Overall state:
 - Optimal : Stall-free, no replication or replication did not use extra block RAM
 - Good but replicated: Stall-free
 - Potentially inefficient: Possible stalls
 - Total size, replication factors, stallable/stall-free, merging, banking, # reads + writes
 - Full details of each reported property in Best Practices Guide
 - Private variables implemented in on-chip RAM reported as local

free_replication.cl:9 (Imem)	0	0	1	0	 Local memory: Optimal. Requested size 512 bytes (rounded up to nearest power of 2), implemented size 1024 bytes, replicated 2 times total, stall- free, 1 read and 1 write. Additional information: Replicated 2 times to efficiently support multiple simultaneous workgroups. This replication resulted in no increase in actual block RAM usage.
------------------------------	---	---	---	---	--




Local Memory – Replication

- Replication applied to achieve a stall-free access
 - Message: Local memory: Good but replicated.
- Local memory systems with replication can still be optimal if no additional block RAMs are used
 - Replicated using unused depth in block RAM

3Imem_nosplit.cl:9 (Imem0)	33	512	96	0	 Local memory: Good but replicated. Requested size 16384 bytes (rounded up to nearest power of 2), implemented size 147456 bytes, replicated 9 times total, stall-free, 3 reads and 3 writes. Additional information: Merged with memory systems declared at: 3Imem_nosplit.cl:10, 3Imem_nosplit.cl:11. Replicated 3 times to efficiently support multiple simultaneous workgroups. This replication resulted in 4 times increase in actual block RAM usage. Reducing the number of barriers or increasing max_work_group_size may help reduce this replication factor. Replicated 3 times to efficiently support multiple accesses. To reduce this replication factor, reduce number of read and write accesses.

Local Memory - Banking

- Proper banking can help solve stalls



#if ALLOW SPLIT


#else

local int lmem[1024][NUM READS];

local int lmem[NUM READS][1024];

HTML System Viewer – Local Memory


- Examine each load or store unit
 - Type, stall-free status, latency
- View memory implementation
 - Banking
 - Replication
- Visualize each access



Kernel Memory Viewer

Displays detailed information of memory layout

- Select memories and banks to show
- Shows number/type of ports, and sharing/arbitration logic if any
- Shows each read/write site
 - Includes access width
 - Stall-free or stallable (Red indicates stallable)





201

Local Memory Configuration with Attributes

- Use attributes to force the compiler to choose a certain local memory configuration
- Use when compiler unable to infer optimal implementation

Example
intattribute((memory,
numbanks(2),
bankwidth(32),
doublepump,
numwriteports(1)
<pre>numreadports(4))) lmem[128];</pre>



Local Memory Attributes


Control Memory Architecture Using Attributes

Attribute	Effect
register/memory	Controls whether a register or onchip memory implementation is used
numbanks(N)	Sets the number of banks
<pre>bankwidth(N)</pre>	Sets the bank width in bytes
<pre>singlepump/doublepump</pre>	Controls whether the memory is single- or double-pumped
<pre>numreadports(N)</pre>	Specifies that the memory must have N read ports
<pre>numwriteports(N)</pre>	Specifies that the memory must have N write ports
<pre>merge("label", "direction")</pre>	Forces two or more variables to be implemented in the same memory system
<pre>bank_bits(b0,b1,,bn)</pre>	Forces the memory system to split into 2n banks, with {b0, b1,, bn} forming the bank-select bits



numbanks(N) and bankwidth(N) Memory Attribute Usage


 Same local memory integer array lmem[4] implemented in different configurations





Bank Bits Example: Default Implementation

```
kernel void bank arb consecutive multidim (
  int raddr, int waddr,
  int wdata, int upperdim, int rdata) {
     local int a[2][4][128];
   #pragma unroll
   for (int i = 0; i < 4; i++)
        a[upperdim][i][(waddr & 0x7f)] = wdata + i;
                                     Simultaneous Accesses
   int rdata = 0:
                                     Default banking on lower bits.
   #pragma unroll
                                     Arbitration needed on the multiple
   for (int i = 0; i < 4; i++) middle index accesses
        rdata += a[upperdim][i][(raddr & 0x7f)];
```






Bank Bits Example: bankbits Solution

```
kernel void bank_arb_consecutive_multidim (
    int raddr, int waddr,
    int wdata, int upperdim, int rdata) {
```

```
__local int __attribute__((bank_bits(8,7),bankwidth(4)))
a[2][4][128];
```


```
#pragma unroll
for (int i = 0; i < 4; i++)
    a[upperdim][i][(waddr & 0x7f)] = wdata + i;
int rdata = 0;
#pragma unroll
for (int i = 0; i < 4; i++)
    rdata += a[upperdim][i][(raddr & 0x7f)];</pre>
```







Local Memory Attribute Example


Using attributes to control replication factor





No replication needed







Conclusions

- Memory systems and interconnects customized for your kernel
- Write simple code, especially memory indexing
 - More likely to be statically decomposed
 - Be aware of implemented banking
 - Possible to transpose array to infer better banked behavior
- Be aware of loads/stores to the same bank
 - <= 4 will get never-stall without replication (double pumped)</p>
- Enable replication by limiting number of stores



Matrix Multiplication Design Example: Analyze Local Memory Access Pattern

- Non-linear access of local array B_local
- For each iteration of k, pointer for array B_local jumps by BLOCK_SIZE
 - Large stride on each access makes it difficult for compiler to create a good coalesced/banked local memory configuration

```
//Loop through block and doing the following
A_local[local_y][local_x] = A[a + WIDTH * local_y + local_x];
B_local[local_y][local_x] = B[b + WIDTH * local_y + local_x];
barrier(CLK_LOCAL_MEM_FENCE);
#pragma unroll
for (int k = 0; k < BLOCK_SIZE; ++k)
        Csub += A_local[local_y][k] * B_local[k][local_x];</pre>
```

 Local memory access pattern is important, dictates implementation of local memory



Matrix Multiplication: Swapping Indices

 Convert the access to local memory B_local to be linear and thus much easier for the compiler to analyze



 Sometimes the compiler will figure this out for you, but if in doubt you can always do this easily in your source code



Matrix Multiplication: Local Memory Optimized

```
#define BLOCK SIZE 64
                       #define WIDTH 1024
                       kernel attribute((reqd work group size(BLOCK SIZE, BLOCK SIZE, 1)))
                       attribute((num simd work items(SIMD WORK ITEMS)))
                       void matrixMul( global float *restrict C, global float *restrict A,
                                      global float *restrict B)
                       {
                              local float As[BLOCK SIZE][BLOCK SIZE];
                             local float Bs[BLOCK SIZE] [BLOCK SIZE];
                       // Initialize x(gid(0)), y(gid(1)), local x, local y, aBegin, aEnd, aStep, bStep (Hidden)
                             float Csub = 0.0f;
                             for (int a = aBegin, b = bBegin; a \le aEnd; a += aStep, b += bStep) {
                                   A local[local y] [local x] = A[a + WIDTH * local y + local x];
                                   B local[local x] [local y) = B[b + WIDTH * local y + local x];
Note the difference in
                                   barrier(CLK LOCAL MEM FENCE);
A local and B local
                                   #pragma unroll
addressing scheme.
                                   for (int k = 0; k < BLOCK SIZE; ++k)
                                         Csub += A local[local y][k] * B local[local x][k];
                                   barrier(CLK LOCAL MEM FENCE);
                             C[get global id(1) * WIDTH + get global id(0)] = Csub;
```



Matrix Multiplication: Area Report - Local Memory

(area utilization values are estimated)

Notation *file:X* > *file:Y* indicates a function call on line X was inlined using code on line Y.

	ALUTS	FFs	RAMs	DSPs	Details	
Kernel System (Logic: 58%)	186851 (36%)	265123 (25%)	1056 (41%)	264 (13%)		
Board interface	38262	44528	257	0	• Platform i	
Global interconnect	8779	12545	78	0	• Global int	
♥ matrixMult	139810 (27%)	208050 (20%)	721 (28%)	264 (13%)	Achieved kNumber of	
Data control overhead	1982	5225	14	0	• State + Fe	
Function overhead	1706	1762	0	0	• Kernel dis	
<pre>matrix_mult.cl:111 (A_local)</pre>	0	0	64	0	• Local memo	
matrix_mult.cl:112 (B_local)	0	0	256	0	• Local memo	

natrix	<_mult.cl •	×
90 91 92 93 94 95 96 97	<pre>// The combination of these values determines the number of floating-point // operations per cycle. #include "/host/inc/matrixMult.h" #ifndef SIMD_WORK_ITEMS #define SIMD_WORK_ITEMS 4 // default value</pre>	^
98 99	#endif	
100	kernel	
101	attribute((reqd work group size(BLOCK SIZE,BLOCK SIZE,1)))	
102	attribute((num_simd_work_items(SIMD_WORK_ITEMS)))	
103	<pre>void matrixMult(// Input and output matrices</pre>	
104	global float *restrict C,	
105	global float *A,	
106	global float *B,	
107	<pre>// Widths of matrices.</pre>	
108	int A_width, int B_width)	
109 -		
110	<pre>// Local storage for a block of input matrices A and B</pre>	
111	<pre>_local float A_local[BLOCK_SIZE][BLOCK_SIZE];</pre>	
112	<pre>_local float B_local[BLOCK_SIZE][BLOCK_SIZE];</pre>	
113		
114	// Block index	
		\sim

Details



Requested size 16384 bytes (rounded up to nearest power of 2), implemented size 49152 bytes, replicated 3 times total, stall-free, 4 reads and 4 writes. Additional information:

- Replicated 3 times to efficiently support multiple simultaneous workgroups. This replication resulted in no increase in actual block RAM usage.


- Banked on lowest dimension into 4 separate banks (this is a good thing).

×

Matrix Multiplication Design Example: HTML System Viewer - Local Memory

- Looking at load unit for B_local
 - 2048 Bits, Pipelined, Stall-free







213

Exercise 5 Local Memory Optimizations



Programmable Solutions Group

Optimizing Memory Accesses Agenda

- Overview
- Global/constant memory
- Local memory
- Private memory
- Host memory



Private Memory Implemented as Registers

- Private variables and arrays can be implemented as:
 - On-chip memory systems.
 - Pipeline registers or FIFOs

- __kernel void MyKernel(...)
 {
 __private float pData[4];
 ...
 }
- Unless the private variables match a register conversion rule, the result is equivalent to local memory
 - All tradeoffs, reports, and discussion about local memory applies
- Scalar variables (float, int, char, etc.) almost always implemented in registers
- Aggregate types (arrays, struct and vectors) can be converted to registers
 - If members accessed can be determined at compile-time.



Private Memory Implemented in RAM

- If accesses are not constant, memory implemented in on-chip RAM
 - temp is implemented in RAM
 - loads/stores are used to access data

```
kernel void foo(global int* restrict A, global int* restrict B) {
    int temp[20];
    for(unsigned i = 0; i < 20; i++) {
        temp[i] = A[i];
    }
    for(unsigned i = 0; i < 20; i++) {
        B[i] = temp[i] + temp[N-1-i];
    }
}</pre>
```



Private Memory Implemented as Registers (Constant access)

- Accesses are all constant
 - Each element of temp becomes a register

```
int temp[20];
#pragma unroll
for (unsigned i = 0; i < 20; i++)
        temp[i] = A[i];
#pragma unroll
for (unsigned i = 0; i < 20; i++)
        B[i] = temp[i] + temp[N-1-i];</pre>
```

```
int temp[20];
#pragma unroll
for(unsigned i = 0; i < 20; i++)
    temp[i] = A[i];
B[i] = temp[0] + temp[1] + temp[2] + temp[3] + temp[4];</pre>
```




Private Memory Implemented as Registers (Size Requirement)

- Private memory of size < 64 bytes always converted to registers</p>
 - Compiler heuristic
 - temp becomes a 160-bit register
 - Shift operations are used to extract the 32-bit data to operate on

```
kernel void foo(global int* restrict A, global int* restrict B)
{
    int temp[5];
    for(unsigned i = 0; i < 5; i++) {
        temp[i] = A[i];
    }
    for(unsigned i = 0; i < 5; i++) {
            B[i] = temp[i] + temp[N-1-i];
    }
}</pre>
```



Private Memory Describing Shift Registers





Shift Register Implementation

- Inference result from access pattern
- Each element of the shift register is converted from memory to register
- All registers are then clustered together into 1 or several shift registers
- Shift registers can be backed by any array shape
 - The compiler will infer shift registers after the arrays are broken into individual elements


Shift register has frequent accesses

 If conversion to shift registers fails, due to the coding style, a large number of loads and stores to memory will be instantiated



Area Report: Private Variables Implemented as Registers

 Private variables implemented as registers annotated



Private Variable: - 'delay_fifo' (not_shift_reg.cl:3)	304	4528	0	0	 Implemented using registers of the following size: - 64 registers of width 32 and depth
---	-----	------	---	---	--




Area Report: Private Variables Implemented as Shift Registers

- Private variables implemented as shift registers reported
 - See details about the individual registers used to implement the whole array

36

Access patterns determines implementation

0





168


363

Private Variable:

- 'sr' (shift reg.cl:5)

Area Report: Private Variables Implemented as Barrel Shifters

- Arrays that are indexed dynamically may be implemented as a high-overhead barrel shifters
- Warning issued
 - Static indexing would yield much better results




Private Variable: - 'x' (barrel_shifter.cl:4)	59	581	0	0	Implemented as a barrel shifter with registers due to dynamic indexing. This is a high overhead storage type. If pescible, change to compile-time known indexing. The area cost of accessing this variable is shown on the lines where the accesses occur. Implemented using registers of the following size: - 3 registers of width 32 and depth 4 (depth was increased by a factor of 4 due to a loop initiation interval of 4.)
barrel_shifter.cl:8	43	46	1	0	
barrel_shifter.cl:9	2752	4879	25	0	




Area Report: Private Variables Implemented as ROM

- Private large constant array can be implemented as ROM
- ROMs are replicated for each read
- Resources used are shown on lines where accesses occur

	LEs	FFs	RAMs	DSPs	
[-] Block0 (Logic: 1%)	2176 (0%)	3972 (0%)	276 (11%)	0 (0%)	
State	32	32	0	0	
rom.cl:4	0	0	128	0	
rom.cl:5	16	0	128	0	
rom.cl:6	1220	2022	14	0	
No Source Line	908	1918	6	0	







Data Type Optimizations

Floating-Point Optimizations

- Apply to half, float and double data types
- AOC has the ability to optionally optimize for floating-point operations
 - Optimizations will cause small differences in floating-point results
 - Not IEEE Standard for Floating-Point Arithmetic (IEEE 754-2008) compliant
- AOC floating-point optimizations:
 - Tree Balancing
 - Reducing Rounding Operations
- Other optimizations
 - Floating-point vs. fixed-point representations
 - Use a device with hard floating point




Tree-Balancing

- Floating-point operations are not associative
 - Rounding after each operation affects the outcome
 - ie. ((a+b) + c) != (a+(b+c))
- By default the compiler doesn't reorder floating-point operations
 - May creates an imbalance in a pipeline, costs latency and possibly area
- Manually enable compiler to balance operations
 - For example, create a tree of floating-point additions in SGEMM, rather than a chain
 - Use -fp-relaxed=true flag when calling aoc



Arithmetic Order of Operation Rules


- Strict order of operation rules apply in OpenCL[™]
- By default, AOC honors those rules
 - May lead to long, unbalanced, slower, less-efficient floating-point operations






Tree Balancing

- Allow AOC to reorder operations to convert into a tree pipeline structure
 - Possibly affects the precision, not consistent with IEEE 754
- Enable AOC tree balancing with -fp-relaxed option
 - Design needs to tolerate the small differences in floating-point results





Tree Balancing and Resource Savings





Rounding Operations

- For a series of floating-point operations, IEEE 754 require multiple rounding operation
- Rounding can require significant amount of hardware resources
- Fused floating-point operation
 - Perform only one round at the end of the tree of the floating-point operations
 - Leads to more accurate results
 - Other processor architectures support certain fused instructions such as fused multiply and accumulate (FMAC)
 - AOC can fuse any combination of floating-point operators



Reducing Rounding Operations

- AOC will not reduce rounding operations by default
- Enable AOC rounding reduction with -fpc option
 - Not IEEE 754 compliant
 - Use when program can tolerate these differences in floating-point results

aoc -fpc <kernel_file>.cl

- 1. Removes floating-point rounding operations whenever possible
 - Round floating-point operation only once at the end of the tree of operations
 - Applies to *, +, and -
- 2. Carry additional mantissa bits to maintain precision
 - Carries additional bits through calculations, removed at the end of the tree of operations
- 3. Changes rounding mode to round toward zero



Implementing Arbitrary Precision Integers

- Include the library in your .cl file #include "ihc_apint.h"
- Acc run with the option -1 \$INTELFPGAOCLSDKROOT/include/kernel_headers

```
#include "ihc_apint.h"
__kernel void fixed_point_add(__global const unsigned int * restrict a,
        __global const unsigned int * restrict b,
        __global unsigned int * restrict result)
{
    size t gid = get_global_id(0);
    ap_uint10 temp, temp2;
    ap uint20 temp_result;
    temp = a[gid]; temp2 = b[gid];
    temp_result = ((int20_t)a) * b;
    result[gid] = temp_result;
}

Datatypes available are ap_uint<br/>bit size>
Make sure to cast one of the arguments to account for bit growth to prevent overflow
```





- NDRange kernel attribute customizes Compute Unit architecture
- Effective Loop Pipelining
- Communication through Channels / Pipes
- Memory Optimizations
- Data Type Considerations



References

- Intel® OpenCL[™] collateral (<u>www.altera.com/OpenCL</u>)
 - White papers
 - Demos and Design Examples
 - Intel FPGA SDK for OpenCL Getting Started Guide
 - Intel FPGA SDK for OpenCL Programming Guide
 - Intel FPGA SDK for OpenCL Best Practices Guide
 - Free Intel FPGA OpenCL Online Trainings
- Khronos* Group OpenCL Page
- OpenCL 1.2 Reference Card
 - https://www.khronos.org/files/opencl-1-2-quick-reference-card.pdf



Follow-on Training

- Single-Threaded vs. Multi-Threaded Kernels online training
- Building Custom Platforms online training



Many Ways to Learn







Online Training

FREE Al_{ways} available ~30 minutes long >200 topics English, Chinese, Japanese



Virtual Classes






Instructor-led Training



Instructor-Led and Virtual Training Curriculum





Intel[®] FPGA Technical Support Resources



- Intel FPGA <u>Technology Landing Pages</u>
 - Single page collecting resources related to particular FPGA topics and applications
- Intel® FPGA <u>Technical Training</u> materials
- Intel Programmable Solutions Group (PSG) <u>community forum</u> for self-help

- Intel PSG <u>wiki site</u> for design examples
- Intel PSG Knowledge Base <u>Solutions</u>
- Intel PSG <u>Self Servicing License Center</u>

 Please contact your sales and field support if you need further assistance



Exercise 4 Optimizing the Hough Transform



Legal Disclaimers/Acknowledgements

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. Check with your system manufacturer or retailer or learn more at <u>www.intel.com</u>.

Intel, the Intel Iogo, Intel Inside, the Intel Inside Iogo, MAX, Stratix, Cyclone, Arria, Quartus, HyperFlex, Intel Atom, Intel Xeon and Enpirion are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries.

OpenCL is the trademark of Apple Inc. used by permission by Khronos

*Other names and brands may be claimed as the property of others

© Intel Corporation

