



### Breaking the last line of performance border

Michal Mrozek

**IWOCL 2019** 

## Legal Notice and Disclaimers

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at intel.com, or from the OEM or retailer.

No computer system can be absolutely secure.

Tests document performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase. For more complete information about performance and benchmark results, visit <u>http://www.intel.com/benchmarks</u>.

Intel, the Intel logo and others are trademarks of Intel Corporation in the U.S. and/or other countries. \*Other names and brands may be claimed as the property of others.

© 2019 Intel Corporation.

OpenCL and the OpenCL logo are trademarks of Apple Inc. used by permission by Khronos.

\* Other names and brands may be claimed as the property of others.



### Legal Disclaimer and Optimization Notice

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.

Copyright © 2019, Intel Corporation. All rights reserved. Intel, Pentium, Xeon, Xeon Phi, Core, VTune, Cilk, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

#### **Optimization Notice**

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804


# **Quick introduction**

### clDNN:

- Contains kernels-primitives optimized for DNN inference acceleration on Intel<sup>®</sup> SKL+ GPU devices
- Supports most of commonly known latest neural network topologies
- Delivered with Intel<sup>®</sup> OpenVino<sup>™</sup> Deep Learning Deployment Toolkit which supports Caffe, Tensor-Flow, ONNX and MX-Net models.
- Check out here <a href="https://github.com/opencv/dldt">https://github.com/opencv/dldt</a>

### Neo Compute Runtime:

- Unified OpenCL driver supporting BDW+ Intel<sup>®</sup> GPU devices
- Check out here <a href="https://github.com/intel/compute-runtime">https://github.com/intel/compute-runtime</a>



## Agenda


- Primitive vs Graph
- Let's optimize graphs!
  - Offload execution
  - Utilizing padding
  - Data Fusing
  - Primitive Fusing
  - Kernel Selection
  - Optimizing execution order
  - Kernel level optimizations
- Performance Results

### Primitive vs Graph

6

Intel Technology

### **Primitive vs Graph**



#### Primitive based:


- No locality •
- **Bubbles** •
- Lot of driver calls •
- Many command • buffers

Graph based:

- No bubbles •
- Good locality
- **One Command** • Buffer
- Good GPU • utilization

inte

### **Graph compilation**




### Let's optimize graphs!

### Layout selection

BYXF

b0f0y0x0	b <mark>0f1y0x</mark> 0	b0f2y0x0	b0f0y0x1	b0f1y0x1	b0f2y0x1	b0f0y0x2	b0f1y0x2	b0f2y0x2
b0f0y1x0	60f1y1x0	b0f2y1x0	b0f0y1x1	b0f1y1x1	b0f2y1x1	b0f0y1x2	b0f1y1x2	b0f2y1x2
b0f0y2x0	b0f1y2x0	b0f2y2x0	b0f0y2x1	b0f1y2x1	b0f2y2x1	b0f0y2x2	b0f1y2x2	b0f2y2x2
b1f0y0x0	b1f1y0x0	b1f2y0x0	b1f0y0x1	b1f1y0x1	b1f2y0x1	b1f0y0x2	b1f1y0x2	b1f2y0x2



YXFB


b Of OyOxO	b1f0y0x0	b0f1y0x0	b1f1y0x0	b of 2y0x0	b1f2y0x0	b0f0y0x1	b 1f0y0x1	b0f1y0x1	b1f1y0x1
b0f2y0x1	b1f2y0x1	bofoy <mark>o</mark> x2	b1f0y0x2	b0f1y0x2	b1f1y0x2	bof2y0x2	b1f2y0x2	b0f0y1x0	b1f0y1x0


.....

10

(inte

### Layout selection






Expensive reorder done only once at graph compilation stage. Optimized weights reused for subsequent runs.

(inte

### Padding



13

(intel

# Padding types - physical

#### How:

- Buffer created with larger size
- Data "outside" of buffer filled with zeroes

#### Good:

• Best performance for compute bound kernels

#### Bad:

- Requires management of special pool with allocations
- Increases memory footprint
- Reduces memory bandwidth





# Padding types - logical

How:

• Kernel logic contains code preventing out of bounds access (returning zeroes for those accesses)

#### Good:

 Input allocations without any changes may be used

#### Bad:

 Worst performance for compute bound kernels ( code contains branches which is not good for SIMD architecture)

```
if ((y_offset + · · patch_row < · 0) · || ·
· · · ((y_offset + · patch_row) · >= · INPUT_SIZE_Y))
{
    · · · blockA00 · = · { · 0 · };
}
else
{
    · · · blockA00 · = · src0[src0_read_offset · - · partial_left];
```

# Padding types - virtual

How:


- Data is downloaded to Shared Local Memory
- Data in shared local memory is surrounded with padding

#### Good:


- Input allocation without any changes may be used
- Best performance for compute & memory bound kernels


Bad:

Requires to use Shared Local Memory




### **Memory Fusing**






- Concatenation kernel eliminated
- Memory transfers reduced
- Smaller memory footprint (half memory needed)


inte




## **Optimizing Execution Order**



### Unleashing concurrency – queues with events



### Kernel Selector & Auto-Tuner



raw.githubusercontent.com/intel/clDNN/master/kernel\_selector/core/cache/cache.json

"24": {


"17988378644620438881": ["fully connected gpu bf io input spatial", 1], "1447947330145817080": ["convolution gpu bfvx gemm like", 2], "7822260665195993699"; "convolution gpu bfyx depthwise weights lwg",0], "convolution\_gpu\_bfyx\_gemm\_like",2], "8834376889372261135": "13198642774931141302": "convolution\_gpu\_bfyx\_gemm\_like",1], "convolution gpu bfyx depthwise weights lwg",1], "14147966687151087307": "convolution\_gpu\_bfyx\_gemm\_like",2], "12416108838449201073": "convolution gpu bfyx gemm like",2], "2981613830919028333": "8083720773671701257": "convolution gpu bfyx depthwise weights lwg",2], "2088791910163600059": "convolution gpu bfyx gemm like",2], "10501842258923285952": "convolution gpu bfyx gemm like",2], "18377151309967754698"; 'convolution gpu bfyx depthwise weights lwg",0], "11463423774446158264": "convolution\_gpu\_bfyx\_os\_iyx\_osv16",325], "1907052741356343855": "convolution gpu bfyx gemm like".2]. "17107836795750250005": "convolution\_gpu\_bfyx\_depthwise\_weights\_lwg",2], "convolution\_gpu\_bfyx\_os\_iyx\_osv16",323], "12392243022666304830": "7210665245866922495": ["convolution gpu bfyx gemm like",1], "15377692880620850674": "convolution gpu bfyx os iyx osv16",1078], "convolution gpu bfyx os iyx osv16",1072], "2235284465019694961": "convolution\_gpu\_bfyx\_os\_iyx\_osv16",1072], "17891191718277641356": "11506567689103579136"; "convolution gpu bfyx os iyx osv16",1075], "13566452591890409921": "convolution gpu bfyx os iyx osv16",697], "10984167927862279982": ["convolution\_gpu\_bfyx\_gemm\_like",2],

 $\mathcal{D}$ 

### Kernel level optimizations – use <u>constant</u>

How:


If buffer is read only during kernel execution, instead of declaring it \_\_global put it in \_\_constant address space. This will hint the compiler to optimize reading schemes as value may not change during kernel execution so subsequent reads of the same value are not necessary.



### Kernel level optimizations – pass scalars to compiler

How:


Instead of passing arguments as scalars, create dedicated version of kernel that has this argument value present in compile time. This way compiler can easier apply many optimizations (i.e. loop unrolling)




kernel.void.sample(/\*int.loopMax,\*/
....for.(int.i.=.0;.i.<.LOOPMAX.;.i++).{
clBuildProgram(..,."-DLOOPMAX=100",..);</pre>


### **Performance Results**


### Gain with buffer fusing






# Gain with optimizing execution order






(intel)


### **Primitive Fusing**






### **Offline Execution**

### Gain with Offline Execution Iris Pro Graphics 580





(intel) 28

### Summary and Call to Action

OpenCL is great to build neural network libraries !

To the Khronos OpenCL Working Group:

• All those optimizations doesn't require any vendor extensions!

Try our compute libraries and give us feedback!

- Check out how we implemented those optimizations in clDNN library <u>https://github.com/opencv/dldt/tree/2019/inference-engine/thirdparty/clDNN</u>
- Check out how our OpenCL driver supports those optimizations <u>https://github.com/intel/compute-runtime</u>
- Send Issues and Pull Requests

### To OpenCL Developers:

• Try those techniques and optimize your kernels!

### Thank You!

Much thanks to Tomasz Poniecki and Ben Ashbaugh for help with material preparation, guidance and detailed review.

