

# GPU DAEMON ROAD TO ZERO COST SUBMISSION MICHAL MROZEK

**ZBIGNIEW ZDANOWICZ** 

#### Legal Notices and Disclaimers

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information. The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to: http://www.intel.com/design/literature.htm

- Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.
- · All products, computer systems, dates and figures specified are preliminary based on current expectations, and are subject to change without notice.
- All products, platforms, dates, and figures specified are preliminary based on current expectations, and are subject to change without notice. All dates specified are target dates, are provided for planning purposes only and are subject to change.
- This document contains information on products in the design phase of development. Do not finalize a design with this information. Revised information will be published when the product is available. Verify with your local sales office that you have the latest datasheet before finalizing a design.
- Code names featured are used internally within Intel to identify products that are in development and not yet publicly announced for release. Customers, licensees and other third parties are not authorized by Intel to use code names in advertising, promotion or marketing of any product or services and any such use of Intel's internal code names is at the sole risk of the user.
- · Intel, Intel Inside, Intel Atom and Intel Core are trademarks of Intel Corporation in the U.S. and other countries.
- Other names and brands may be claimed as the property of others.
- Copyright © 2015-2016, Intel Corporation. All rights reserved.
- OpenCL and the OpenCL logo are trademarks of Apple Inc. used by permission by Khronos

#### **Optimization Notice**



- Current OpenCL<sup>™</sup> scheduling model
- <u>GPU Daemon</u>:
  - Instant Mode
  - Enqueue Mode
- Performance Data
- Efficient use of GPU Daemon patterns
- Summary



- Current OpenCL<sup>™</sup> scheduling model
- <u>GPU Daemon</u>:
  - Instant Mode
  - Enqueue Mode
- Performance Data
- Efficient use of GPU Daemon patterns
- Summary



#### Current OpenCL<sup>™</sup> scheduling model



231

#### Optimization Notice

enqueue

28

Copyright © 2016, Intel Corporation. All rights reserved. \*Other names and brands may be claimed as the property of others.

19

137

12

32

**ΓIS**<sup>™</sup>Pro

Graphics

## Current OpenCL<sup>™</sup> scheduling model





- Driver overhead is significant:
  - Not suitable for small kernels.
  - Not suitable for low latency scenarios.
- Submission is expensive:
  - Memory needs to be resident.
  - GPU threads are created & destroyed for each kernel.
- Why queue if I want to submit ?
  - No queue needed if 0 cost submission & completion.

#### Current scheduling model doesn't suit well for low latency / short workloads

- Current OpenCL<sup>™</sup> scheduling model
- <u>GPU Daemon</u>:
  - Instant Mode
  - Enqueue Mode
- Performance Data
- Efficient use of GPU Daemon patterns
- Summary





## Introducing GPU Daemon

- GPU Daemon is a kernel launched from the host and later persistent on the GPU.
- It communicates with CPU using Fine-Grained Shared Virtual Memory with atomics.
- Persistency is achieved using various methods:
  - Instant Mode loop within a kernel.
  - Engueue Mode self-engueue utilizing device engueue.
- CPU communicates directly with active GPU threads bypassing driver stack.
- Whenever Daemon is no longer needed CPU sends "end" signal that will terminate GPU threads.



#### Introducing GPU Daemon – Instant Mode



#### Instant Mode – tasks processing



#### GPU Daemon in Enqueue mode

- Enqueue Mode allows various different transitions:
  - Utilizes device self-enqueue feature of OpenCL<sup>™</sup> 2.0.
  - GPU can switch to Instant mode for direct submission.
  - GPU can enqueue traditional kernels without the need of host API interaction.
- Gives great flexibility in terms of possible options:
  - Whole host code can be transferred to the device.
  - Various Instant kernels may be dispatched, serving different compute algorithms.





- Current OpenCL<sup>™</sup> scheduling model
- GPU Daemon:
  - Instant Mode
  - Enqueue Mode
- Performance Data
- Efficient use of GPU Daemon patterns
- Summary



#### Model Comparison – classic vs GPU Daemon



## Kernel execution comparison (ns)



- Instant Mode Execution is faster than traditional enqueue (+5%):
  - No Thread Creation
  - No Thread Destruction
  - GPU boosted to high frequency
- This time includes CPU + GPU atomics communication cost for submission and completion.
- After work is done, threads are immediately ready for next submission.

#### No kernel execution overhead with CPU+GPU synchronization.

## Mode Transition Latency (ns)



- Instant mode may be initiated from the host or from GPU Daemon in Enqueue Mode.
- Time needed to enter Instant Mode from the host is 160 us.
- Same operation from GPU Daemon being in Enqueue mode takes 58 us.
- Useful when multiple different instances of Instant kernels will be required.

#### **Optimization Notice**

#### Model Comparison – Instant with active Daemon



- Time from start to completion of the compute task reduced 19 times !
- This includes submission, processing and completion of compute tasks.
- All latencies are not present, immediate compute power available on demand.

#### GPU Daemon is a very efficient technique for zero cost submission & completion.

- Current OpenCL<sup>™</sup> scheduling model
- GPU Daemon:
  - Instant Mode
  - Enqueue Mode
- Performance Data
- Efficient use of GPU Daemon patterns
- Summary



#### Make sure you spawn all HW threads available

Query Number of Execution Units using:

clGetDeviceInfo + CL\_DEVICE\_MAX\_COMPUTE\_UNITS

- Multiply it by number of hardware threads on each EU (typically 7, refer to device documents), this will give you total HW threads count, i.e. for Intel(R) HD Graphics 560:
- 24 \* 7 = 168 Hardware Threads
- Obtain SIMD size of your kernel using (8,16,32):

clGetKernelWorkGroupInfo + CL\_KERNEL\_PREFERRED\_WORK\_GROUP\_SIZE\_MULTIPLE

Compute global work size that will result in all threads being spawned:

Gws[0] = SIMDsize \* NumberOfHwThreads = 32 \* 168 = 5376

- Make sure your LWS is a multiple of SIMDsize.
- Make sure your GWS is a multiple of LWS.

**Optimization Notice** 



## Play nicely with GPU

- Be cautious to not spawn more HW threads than device has.
- Choose Local Work Group Size that fits nicely into sub-slices:
  - Get familiar with <u>https://software.intel.com/sites/default/files/managed/c5/9a/The-</u> <u>Compute-Architecture-of-Intel-Processor-Graphics-Gen9-v1d0.pdf</u>
  - Make sure number of HW threads per sub-slice is a multiple of HW threads per wkg.
- When using SLM(Shared Local Memory) / barriers choose bigger workgroup sizes to maximize SLM re-use:
  - Take into consideration that SLM is limited, so GPU may not spawn threads because of lack of free resources.
  - There is 64 KB per sub-slice for all workgroups, so if each uses 16KB then only 4 may be executed concurrently on this sub-slice.
- When Daemon is not needed terminate it to save power.



#### Be cautious with the amount of atomic operations DON'T increment spin on every work-item: 1) DO Only single increment per thread kernel Worker( global int\* pCommBuffer) kernel Worker( global int\* pCommBuffer) global atomic int \*atomicCommBuffer = global atomic int \*atomicCommBuffer = ( global volatile atomic int\*)pCommBuffer; global volatile atomic int\*)pCommBuffer; atomic fetch add explicit ( if( get sub group local id() == 0 ) &atomicCommBuffer[SPIN], 1, atomic fetch add explicit( memory order seq cst, &atomicCommBuffer[SPIN], memory scope all svm devices ); 1, //do the work memory order seq cst, memory scope all svm devices ); //do the work

Implicit SIMD synchronization reduces the amount of atomics up to 32x.

#### **Optimization Notice**

#### Or even better, synchronize on Workgroup basis

\_\_private int Finish = 0; \_\_private int ReqPhase = 0; //loop as long as you need to while( Finish != 0 )



```
memory_order_seq_cst,
  memory_scope_all_svm_devices);
//do some work
```

//shared local memory keeps control variables local uint Finish; local uint RegPhase; ReqPhase = Finish = 0;barrier( CLK LOCAL MEM FENCE ); //setup done, now loop as long as you need to while(1) { //one work item checks for completion OR new work if (qet local id(0) == 0) { ReqPhase= atomic load explicit( &SVMComm[PHASE], memory order seq cst, memory scope all svm devices); Finish= atomic load(&SVMComm[FINISH], memory order seq cst, memory scope all svm devices); //obtain work info here and propagate to SLM barrier( CLK LOCAL MEM FENCE ); //all work items are synchronized here if (Finish != 0) return; //do the work on all work items basing on SLM inputs

#### Atomic traffic reduced by the factor of workgroup size (up to 256x)

\*Other names and brands may be claimed as the property of others.

#### GPU Daemon Instant mode – Thread Spawn CPU GPU

```
//SVM communication buffer
                                                 kernel InstantKernel(global int* pCommBuffer) {
std::atomic<unsigned int>*pCommBuffer =
                                               //tell compiler we will need atomic operations
(std::atomic<unsigned int>*)pData;
                                               global atomic int *SVMComm = (global volatile
size t gws = m NumberOfHWThreads *
                                               atomic int*)pCommBuffer;
kernelSTMD:
                                               //each HW thread notifies that it is ready
//use 4 HW threads per WKG to minimize
                                               if(get sub group local id() == 0) {
atomic traffic
                                                   atomic fetch add explicit(
size t HWThreadsPerWKG = 4;
                                                       &SVMComm [SPIN],1,
size t lws = kernelSIMD * HWThreadsPerWKG;
                                                       memory order seq cst,
clEnqueueNDRange("InstantKernel", gws, lws);
                                                       memory scope all svm devices );
clFlush();
                                               //initialize SLM to use it later for workgroup
//wait before GPU is ready , each thread
                                               communication
will signal
                                               local int Finish;
while(pCommBuffer[SPIN] <
                                               local int RegPhase;
m NumberOfHWThreads);
                                               ReqPhase = Finish = 0;
//if we are here it means that GPU is ready
                                               barrier( CLK LOCAL MEM FENCE );
for submissions on all HW threads
                                               //setup done, we may enter polling mode
```

#### **Optimization Notice**

#### GPU Daemon Instant mode – communication GPU



#### **Optimization Notice**

- Current OpenCL<sup>™</sup> scheduling model
- GPU Daemon:
  - Instant Mode
  - Enqueue Mode
- Performance Data
- Efficient use of GPU Daemon patterns
- Summary



## Summary

- GPU Daemon is a **very** efficient technique for direct submission.
  - Submission and completion driver overhead is eliminated.
  - Kernel execution is boosted.
- GPU Daemon offers various modes allowing very flexible application paradigms
  - Instant Mode for direct submission
  - Enqueue Mode whenever we need to switch between modes or enqueue other workloads that don't require direct submission
- Get familiar with <u>https://software.intel.com/sites/default/files/managed/c5/9a/The-Compute-Architecture-of-Intel-Processor-Graphics-Gen9-v1d0.pdf</u>



#### Legal Disclaimer & Optimization Notice

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.

Copyright © 2016, Intel Corporation. All rights reserved. Intel, Pentium, Xeon, Xeon Phi, Core, VTune, Cilk, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

#### **Optimization Notice**

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804

