

Welcome to Heilbronn!

IWOCL 2026, May 6-8, 2026

10/06/26

Carsten Trinitis & Hartwig Anzt


*Professorship for Computer Architecture
and Operating Systems (CAOS)
Campus Heilbronn*

Technical University of Munich



Bavarian Chip-Design Center (BCDC aka AC ⚡ DC)

Edge AI Demonstrator




Dual-Chiplet Interposer Featuring

- Smart Chiplet Interconnect;
- Security Enhancement;
- Two Edge AI Accelerators:
 - Systolic Array for GeMM,
 - CGRA for Irregularities; **→by CAOS**
- Fused Compilation and Runtime.


Collaboration with six Chairs at TUM and Fraunhofer AISEC.

Bavarian Chip-Design Center (BCDC aka AC ⚡ DC)

Coarse Grained Reconfigurable Array for Edge AI by CAOS



- Highly parallel;
- Programmable;
- Lightweight and efficient for the Edge;
- Capable of irregular workloads.




Custom ISA on RISC-V SIMD Architecture

Hardware-/Software Co-design:

Leveraging RISC-V Vector SIMD architecture to resolve efficiency bottlenecks.

- Flexible Scalability: Adapts instruction execution dynamically across various hardware vectors.
- SIMD Efficiency: Executes single instructions on multiple data points simultaneously for massive throughput.
- Hardware Agnostic: Bridges the performance gap between lightweight edge controllers and high-end processors.







Target Applications of HPC Infrastructure

- SmartNIC Devices (Scale-up the computing clusters)
 - Delivering high-performance, programmable packet parsing MCU on NICs.
 - Customized vector operations allow network interfaces to rapidly process and route complex network traffic at line rate.
- Quantum Processors (Explore next generation computing system)
 - Addressing hundreds of Qubits simultaneously.
By utilising a custom ISA framework layer, quantum controllers can execute precise, multi-qubit microwave control pulses synchronously.
- Maintain Standard Compliance
 - Enabling extreme custom performance scaling while maintaining absolute compliance with the standard RISC-V ISA.
This ensures long-term software portability and leverages the global open-source compiler ecosystem.

Electrostatic Field Simulation

Component	Matrix Size
EXK01	79 000
Dielectric	128 000
GIS Insulator	292 000
GIS Arrester	425 000



RISC-V Vector Debugger

- Extension of `gdb` wrt data parallelism.
- As part of the DARE-EU project.
- TUM's part: Parallel debugger as part of the RISC-V HPC ecosystem.

Organisational Issues

- Lunch will be served in the entrance hall (for exact times see programme!).
- Talks will be held in D.1.07 / D.1.08 (i.e. here :)).
- For anything else follow the signs or ask the organisers.

Enjoy IWOCL 2026 and Heilbronn!