A Proof-of-Concept Performance Portable SYCL-based Fast Fourier Transformation Library

10th International Workshop on OpenCL and SYCL

Vincent R. Pascuzzi
Mehdi Goli (Codeplay)

May 11, 2022
DOE HPC Systems

2013
~10 PFLOPS

2016
~10 PFLOPS

2018
~100 PFLOPS

2021
~100 PFLOPS

2022
~1000 PFLOPS

Homogeneous

Heterogenous
DOE HPC Systems

2013
~10 PFLOPS

2016
~10 PFLOPS

2018
~100 PFLOPS

2021
~100 PFLOPS

2022+
~1000 PFLOPS

“EASY”

“HARD”

Homogeneous

Heterogenous
HEP Center for Computational Excellence (CCE)

A Department of Energy High-Energy Physics program investigating:

- Performance portability
- I/O
- Complex workflows
- Event generators

Portable Parallelization Strategies (PPS) effort focuses on performance and portability solutions for current and future HEP software

- Select among the participating experiments a number of x86-based ‘testbeds’ and rewrite the codes in various programming models

* Event generator software is written and maintained by theorists.
Limited number of developers (we are physicists) and there are numerous platforms with various architectures

- Large codebases which need to stand the “test of time” (~decade)
- We cannot afford to support and maintain multiple codebases
- We need to utilize leadership computing facilities.
- We need portability and attain a fair level of performance.
Decouple
• from vendors providing single architecture/platform libraries
• boiler-plate code when using interoperability

Readability, maintainability and sustainability
• backwards compatibility (e.g., APIs constantly evolving ⇒ maintain interoperable implementations)
• source polluted with macros – e.g., #ifdef – to deal with many backends
• foster inclusivity: community-driven open-source projects

And more...
• provide template metaprogramming for users to optimize for their target hardware (we don’t care about what they want to run on, only that it does run)
• auto-tuning mechanisms: query available devices and configure/tune implementation for automatically optimizing parameters for a given device
• elevate reproducibility as first-class requirement
Performance portability

“An application is performance portable if it achieves a consistent ratio of the actual time to solution to either the best-known or the theoretical best time to solution on each platform with minimal platform specific code required.”¹

Performance
- It runs: {Yes, No}
- It runs efficiently with respect to some baseline

Portability
- Can execute on multiple systems
- Adaptable to varying architectures and platforms

Productivity
- SLoC, maintainability, sustainability
- Port/migration/translation

Reproducibility
- Crucial for most science
- Results (required precision) cannot depend on hardware

Useful metric should²:
- Be measured specific to a set of platforms of interest $H$
- Be independent of the absolute performance across $H$
- Be zero if a platform in $H$ is unsupported, and approach zero as the performance of platforms in $H$ approach zero
- Increase if performance increases on any platform in $H$
- Be directly proportional to the sum of scores across $H$

$$P(a, p; H) = \begin{cases} \frac{|H|}{\sum_{i \in H} e_i(a, p)} & \text{if } i \text{ is supported } \forall i \in H \\ 0 & \text{otherwise} \end{cases}$$

¹ (definition of) Performance Portability, 2016 Department of Energy Center of Excellence Meeting.
² Pennycook et al. (2019).
SYCL-FFT

Based on Cooley-Tukey (see backup)

- Implements radix-{2,4,8} algorithms

Header-only

- Functor templated class, three template arguments

- `WG_FACTOR` depends on input sequence length, determined *a priori*

Proof-of-concept

- Limited to 1D

- C2C up to $2^{11}$ length

- Computed out-of-place
# Experimental setup

<table>
<thead>
<tr>
<th>Device (Architecture)</th>
<th>Maximum Work-Group Size</th>
<th>Backend</th>
<th>Compiler(s)</th>
<th>Native Library</th>
</tr>
</thead>
<tbody>
<tr>
<td>ARM Neoverse-N1 (ARMv8-A)</td>
<td>4096</td>
<td>POCL 1.9 (pre-gde9b966b)</td>
<td>ComputeCpp 2.8.0 armclang 21.1</td>
<td>ARM PL 21.1</td>
</tr>
<tr>
<td>Intel Xeon E3-1585 v5 (x86_64)</td>
<td>8192</td>
<td>OpenCL 3.0 oneTBB 2022.0.2</td>
<td>ComputeCpp 2.8.0 sycl-nightly/20220223</td>
<td>oneMKL 2022.0.2</td>
</tr>
<tr>
<td>AMD MI-100 (CDNA)</td>
<td>256</td>
<td>HIP 4.2.0 sycl-nightly/20220223 hipcc 4.2.21155</td>
<td></td>
<td>rocfft 4.2.0</td>
</tr>
<tr>
<td>NVIDIA A100 (Ampere)</td>
<td>1024</td>
<td>PTX64 sycl-nightly/20220223 nvcc 11.5.0</td>
<td></td>
<td>cufft 11.5.0</td>
</tr>
<tr>
<td>Intel Iris P580 (Gen9)*</td>
<td>256</td>
<td>OpenCL 3.0</td>
<td>ComputeCpp 2.8.0</td>
<td>—</td>
</tr>
</tbody>
</table>

Table 1: Device hardware and software versions for each platform considered in these studies. The sycl-nightly/x compilers refer to the specific branch of the Intel LLVM compiler project. All systems run openSUSE 15.3, kernel version 5.3.18. No native libraries exist for Intel Iris P580 iGPU (marked by asterisk); performance plots from this device are presented in App. A.
Computational Performance
Ampere and CDNA

(a) Smallest total (kernel dispatch + execution) execution times.

(b) Smallest kernel execution times.
Computational Performance
RISC, x86 and Gen9

(a) Smallest total (kernel dispatch + execution) execution times.

(b) Smallest kernel execution times.
Reproducibility

\[ \chi^2_{\text{reduced}} = \sum_{i} \frac{(s_i - n_i)^2}{n_i} \times \frac{1}{\text{ndf}} \]
Conclusions

Help grow SYCL ecosystem with purely SYCL-based libraries
- Decouple from vendors; improve readability, maintainability and focus on reproducibility
- Foster inclusive community-driven open-source software projects

PoC SYCL-FFT
- Limited to 1D, C2C, lengths up to $2^{11}$
- To our knowledge, first demonstration of intel/llvm HIP backend
- Kernel runtime competitive with vendor-optimized libraries
- Small kernels suffer from launch latencies, sporadic and highly fluctuate on some hardware

Ongoing and future work
- Continued improvements to SYCL backend implementations and offloading mechanisms potential close gaps
- SYCL-FFT support for {2,3}D FFT, accommodate arbitrary input sizes
- Further analyses including hipSYCL (highly optimized HIP backend)
Conclusions

Help grow SYCL ecosystem with purely SYCL-based libraries
- Decouple from vendors; improve readability, maintainability and focus on reproducibility
- Foster inclusive community-driven open-source software projects

PoC SYCL-FFT
- Limited to 1D, C2C, lengths up to $2^{11}$
- To our knowledge, first demonstration of intel/llvm HIP backend
- Kernel runtime competitive with vendor-optimized libraries
- Small kernels suffer from launch latencies, sporadic and highly fluctuate on some hardware

Ongoing and future work
- Continued improvements to SYCL backend implementations and offloading mechanisms potential close gaps
- SYCL-FFT support for {2,3}D FFT, accommodate arbitrary input sizes
- Further analyses including hipSYCL (highly optimized HIP backend)

Special ‘thanks’ to our ANL friends---Benjamin Allen, Kalyan Kumaran and Kevin Harms---for all their support and access to test machines!
Backup
FFT 101

- Discretize input function (time/space), map to frequency domain

\[
X_k = \sum_{n=0}^{N-1} x_n e^{-i2\pi kn/N} = \sum_{n=0}^{N-1} x_n \omega_N^{kn} = \frac{1}{N} \sum_{n=0}^{N-1} x_n \omega_N^{-kn}
\]

- Cooley-Tukey: exploit periodicity, chunk length-\(N\) FFT into smaller ones

\[
X_k = \sum_{n=0}^{N/2-1} x_{2n} \omega_N^{(2n)k/N} + \sum_{n=0}^{N/2-1} x_{2n+1} \omega_N^{(2n+1)k/N}
\]

\[
X_k = \sum_{n_2=0}^{N/2-1} x_{2n_2} \omega_N^{n_2k/2} + \sum_{n_4=0}^{N/4-1} \left( \omega_N^{k} x_{4n_4+1} \omega_N^{n_4k/4} + \omega_N^{3k} x_{4n_4+3} \omega_N^{n_4k/4} \right)
\]

\[T(N) = N \log n\]

with \(\log n\) splits

Figure 1: Illustration of a radix-2 DIT on an DFT with input size \(N = 8\). Intersecting vertical lines—displaying butterfly-like patterns—among the input, \(\{x_i\}\), correspond to combinations of additions and subtractions as per the twiddle factors, \(\omega_N^k\); see main text.
Auxiliary Figures

**Figure 7:** Distributions of 1000 combined kernel launch and execution times of SYCL-FFT across all hardware for an input sequence length of 1024.

**Figure 8:** Distributions of 1000 combined kernel launch and execution times of SYCL-FFT across all hardware for an input sequence length of 2048.

<table>
<thead>
<tr>
<th>Device</th>
<th>Compiler + Backend</th>
<th>Launch Latency [μs]</th>
</tr>
</thead>
<tbody>
<tr>
<td>ARM Neoverse-N1</td>
<td>ComputeCpp 2.8.0 + PCL 1.9</td>
<td>200-250</td>
</tr>
<tr>
<td>Intel Xeon E3-1585 v5</td>
<td>ComputeCpp 2.8.0 + OpenCL 3.0</td>
<td>~ 50</td>
</tr>
<tr>
<td>Intel Iris P580</td>
<td>ComputeCpp + OpenCL 3.0</td>
<td>650-800</td>
</tr>
<tr>
<td>AMD MI-100</td>
<td>Intel LLVM + HIP 4.2.0</td>
<td>~ 80</td>
</tr>
<tr>
<td>NVIDIA A100</td>
<td>Intel LLVM + CUDA 11.5.0</td>
<td>~ 40 (13)</td>
</tr>
</tbody>
</table>