



Toward Evaluating High-Level Synthesis Portability and Performance Between Intel and Xilinx FPGAs

Anthony Cabrera¹, Aaron Young¹, Jacob Lambert², Zhili Xiao³, Amy An³, Seyong Lee¹, Zheming Jin¹, Jungwon Kim¹, Jeremy Buhler³, Roger Chamberlain³, Jeffrey Vetter¹

¹Oak Ridge National Laboratory ²University of Oregon ³Washington University in St. Louis

IWOCL/SYCLcon 2021

ORNL is managed by UT-Battelle, LLC for the US Department of Energy





FPGAs Are Gaining Traction as Moore's Law Wanes

Intel Completes Acquisition of Altera

SANTA CLARA, Calif., Dec. 28, 2015 – Intel Corporation ("Intel") today announced that it has completed the acquisition of Altera Corporation ("Altera"), a leading provider of field-programmable gate array (FPGA) technology. The acquisition complements Intel's leading-edge product portfolio and enables new classes of products in the highgrowth data center and Internet of Things (IoT) market segments.



now part of Intel

AMD to Acquire Xilinx

Creating the Industry's High Performance Computing Leader

Microsoft



Amazon EC2 F1 Instances

Enable faster FPGA accelerator development and deployment in the cloud

Making FPGAs More Programmable through High Level Synthesis (HLS)

Traditional Path to FPGA Bitstream

User-Defined & Vendor-Specific RTL Description

Vendor-Provided Toolchain





Making FPGAs More Programmable through High Level Synthesis (HLS)

Using HLS to Generate FPGA Bitstream





Making FPGAs More Programmable through High Level Synthesis (HLS)

Using HLS to Generate FPGA Bitstream



5 **CAK RIDGE** National Laboratory

How portable and performant are HLS designs between Intel and Xilinx FPGAs?



How portable and performant are HLS designs between Intel and Xilinx FPGAs?

Our contribution:

- Detailing our port of a subset of FPGA kernel optimizations from an Intel OpenCL to a Xilinx OpenCL specification
- Evaluating OpenCL kernel portability and performance from the ported hardware kernels
- Presenting our experience of using Xilinx Vitis Tools with OpenCL C kernels
- Contributing to the sparse literature of using OpenCL C for Xilinx platforms



How portable and performant are HLS designs between Intel and Xilinx FPGAs?

Our contribution:

- Detailing our port of a subset of FPGA kernel optimizations from an Intel OpenCL to a Xilinx OpenCL specification
- Evaluating OpenCL kernel portability and performance from the ported hardware kernels
- Presenting our experience of using Xilinx Vitis Tools with OpenCL C kernels
- Contributing to the sparse literature of using OpenCL C for Xilinx platforms



Porting from Intel to Xilinx OpenCL C

Our Porting Approach

- Isolate kernels to port
- Modifications to Host Code
- Porting Intel OpenCL FPGA Optimizations to the Xilinx Platform



Kernel Selection

- We use a subset of the Intel OpenCL FPGA implementations[†] of the Rodinia Benchmark Suite^{*}
- We port two versions of each kernel: the baseline and best versions of each kernel



HotSpot

 [†] Zohouri et al. "Evaluating and Optimizing OpenCL Kernels for High Performance Computing with FPGAs" SC '16 ^{*} Che et al., "Rodinia: A Benchmark Suite for Heterogeneous Computing" IISWC '09

Porting from Intel to Xilinx OpenCL C

Our Porting Approach

- Isolate kernels to port
- Modifications to Host Code
- Porting Intel FPGA OpenCL Optimizations to the Xilinx Platform



Host-Side Code

- The host-side code is responsible for setting for setting and managing the OpenCL runtime resources
- Not much structural difference between prior host code and our work
- We do attempt to better organize the code and make the code less error prone by using C++ features



Porting from Intel to Xilinx OpenCL C

Our Porting Approach

- Isolate kernels to port
- Modifications to Host Code
- Porting Intel FPGA OpenCL Optimizations to the Xilinx Platform



Porting the Baseline Kernels

- All baseline kernels are implemented using the Single Work Item (SWI) execution model
- The baseline kernel versions for each application do not include any FPGA optimizations



Porting the Best Kernels

- Porting Goal: perform the minimum amount of effort possible to port an optimization from Intel to Xilinx
- Optimization porting difficulty varies



Porting from Intel to Xilinx OpenCL C

Porting FPGA Optimizations: Loop Unrolling





Porting FPGA Optimizations: Shift Register

National Laboratory

```
Xilinx
                Intel
int shift reg[SR SIZE];
                                        int shift reg[SR SIZE];
                                            attribute ((
                                          xcl array partition(complete, 0)
                                         ))
                                        int i, n;
int i, n;
for (n = 0; n < N; ++n)
                                        for (n = 0; n < N; ++n)
  shift reg[SR SIZE-1] =
                                           shift reg[SR SIZE-1] =
    input arr[n];
                                             input arr[n];
  #pragma unroll SR SIZE-1
                                            attribute ()
                                             opencl unroll hint(SR SIZE-1)
                                           ))
  for (i = 0; i < SR SIZE-1; ++i)</pre>
                                           for (i = 0; i < SR SIZE-1; ++i)
    shift reg[i] = shift reg[i+1];
                                             shift reg[i] = shift reg[i+1];
```

Evaluating Portability and Performance

- Results of the minimum effort ports
- Extracting more performance



Minimum Effort Port Results





Minimum Effort Port Results



20 **CAK RIDGE** National Laboratory

Minimum Effort Port Results



21 **CAK RIDGE** National Laboratory

Evaluating Portability and Performance

- Results of the minimum effort ports
- Extracting more performance



Results of Optimization Exploration





Results of Optimization Exploration



PARTITION E {1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024}



Results of Optimization Exploration



SR_ \in {128, 256, 512}



Conclusion

- Initial effort toward evaluating portability and performance between Intel and Xilinx HLS kernels
- Ported Intel FPGA OpenCL implementations of the Rodinia Suite to a Xilinx perform this evaluation
- Varying degree of difficulty when porting optimizations
- Constructs that are known to perform well on an FPGA should perform well regardless of the platform, but may need non-trivial work to see good performance



Conclusion

Future Work

- Initial effort toward evaluating portability and performance between Intel and Xilinx HLS kernels
- Ported Intel FPGA OpenCL implementations of the Rodinia Suite to a Xilinx perform this evaluation
- Varying degree of difficulty when porting optimizations
- Constructs that are known to perform well on an FPGA should perform well regardless of the platform, but may need non-trivial work to see good performance

- Port more of the Rodinia applications to the Xilinx platform
- Explore the wider range of control afforded to the kernel designer by using C/C++ instead of OpenCL C
- Use lessons learned to automatically
 generate performant Xilinx HLS kernels

