Extending DPC++ with Support for Huawei Ascend Al Chipset



Wilson Feng



Rasool Maghareh



Amy Wang

Huawei Heterogeneous Compiler Lab, Canada

IWOCL & SYCLcon 2021

April 2021

Agenda

- Huawei Ascend Al Background
- Our Contribution to DPC++
 - CCE SYCL Backend
 - CCE SYCL Plugin
 - Compilation Toolchain
 - Extension to USM
 - Support for Parallel_for
- Supported Examples
- Future Work

Huawei Ascend Al Background

- Huawei's custom SoC ASIC for AI workloads
- Host-Device programming model
 - Generic C++ Host Code
 - CCE Device Code C/C++ based programming language for Ascend AI devices
 - Some C++ features are disabled
 - Explicit software management on different hardware pipelines (DMA transfers and synchronization)

Huawei Ascend Al Background

DaVinci Core



- Cube: 4096(16^3) FP16 MACs + 8192 INT8 MACs
- Vector: 2048bit INT8/FP16/FP32 vector with special functions (activation functions, NMS- Non Minimum Suppression, ROI, SORT)
- Explicit memory hierarchy design, managed by MTE

H. Liao, J. Tu, J. Xia and X. Zhou, "DaVinci: A Scalable Architecture for Neural Network Computing," 2019 IEEE Hot Chips 31 Symposium (HCS), Cupertino, CA, USA, 2019, pp. 1-44, doi: 10.1109/HOTCHIPS.2019.8875654.

CCEC Compilation



- The source codes are firstly divided into three parts according to the function attribute.
- We use different compilers to compile different types of source codes, then we get the linked aicore and aicpu binary and relocatable host objects.
- The key step is to link device binaries and host objects together.

Our Contribution: CCE SYCL Plugin



Our Contribution: CCE SYCL Backend

CCE Backend added to SYCL Runtime:

- 1. **Device** discovery and selection
- 2. Platform interface
- 3. Context interface
- 4. Queue & Event interfaces

Selector classes in DPC++:

- host_selector, cpu_selector, gpu_selector,...
- Added hiipu_selector() which selects Huawei
 Ascend AI Chipset

cl::sycl::queue Queue(cl::sycl::hiipu_selector{});

sycl-ls --verbose



Our Contribution: CCE SYCL Plugin

CCE Runtime Plugin: The runtime plugin performs **command group scope** instructions which act as an interface between the host and device.

Current plugins: OpenCL, Level_zero, CUDA

CCE Plugin: Implementation similar to the CUDA plugin







Background: Compilation Process in DPC++

- Source codes contain both host and device code.
- DPC++ compiler bundles the host codes together and the device code together.
- **Device** code is compiled separately and stored in a wrapper obj. file.
- Host code is compiled with an Integration Header containing kernel information
- Linker links host and wrapper obj. files + Runtime Libs.
- Loader loads the fat binary for execution. It checks if a target specific executable image exists. If not, the generic image is loaded and **compiled online** to target specific image.



Source Files

Device Code LLVM

IR

SYCL Device front-end compiler

Integration

Header

Source Files

Host

Runtime

Libraries

Online

Compiler

https://github.com/intel/llvm/tree/sycl/sycl/doc

Background: Cuda Device Code Compilation

- Device Code is compiled to NVPTX and then to Cubin
- This target-specific image is stored in wrapper obj. file
- Online compilation not required





Our Contribution: CCE Compilation Toolchain clang++ -fsycl -fsycl-targets=hiipu64-hisilicon-cce-sycldevice SourceFile.cpp simple-hiipu.cpp -o simple-hiipu.exe Compiler DPC++ device kernel gets compiled into Ilvm IR and converted to TVM hybrid or IR ٠ SYCL device C++ host for AKG. Converter is an llvm opt pass. front-end compiler (another source compiled) ntegratic header Clang Device Code (LLVMIR w/ SPIRV intr.) AST , LLVM (OPT) Ilvm-link Loopy Code for Device Code (LLVMIR, Each Kernel X kernel body is replaced with a call to its respective method AKG Target Converter to be generated) (another source compiled Source Code for specific Halide/TVM IR MLIR Affine Kernel X (CCE-C) ccec Host object file hybrid script loopy.mlir (loopy code) Source Code for Host object file Target binary Kernel X (LLVMIR) MLIR Affine Offload Tilina AKG Insert DMA calls Lowering (to std, llvm dialect) Device Code (LLVMIR, Combined) Wrapper object file CCE Compiler (LLVM) Device Code (LLVMIR, Inlined) Linker **Device Binary AICORE Binary**

https://github.com/intel/llvm/tree/sycl/sycl/doc

Extension to Unified Shared Memory (USM)

Implementation of Restricted USM in CCE Plugin:

- 1. Map Host Allocation to Host Memory
- 2. Map Shared Memory Allocation to Managed Memory (Similar to Cuda)
- 3. Map Device Allocation to Device memory

PI_CCE Plugin Api to Implement USM:

- USM Host Allocation: piextUSMHostAlloc
- **USM Device Allocation:** piextUSMDeviceAlloc
- USM Shared Allocation: piextUSMSharedAlloc
- USM Free: piextUSMFree
 - **Frees the given USM pointer associated with the context.**
- USM Enqueue Mem. Set: piextUSMEnqueueMemset
- **USM Enqueue Mem. Copy:** piextUSMEnqueueMemcpy
- **USM Enqueue Mem. Prefetch:** piextUSMEnqueuePrefetch
- **USM Enqueue Mem Advice:** piextUSMEnqueueMemAdvise
 - API to govern behavior of automatic migration mechanisms
- USM Get Mem. Allocation Info.: piextUSMGetMemAllocInfo

_PI_CL(piEnqueueMemBufferMap, cce_piEnqueueMemBufferMap) _PI_CL(piEnqueueMemUnmap, cce_piEnqueueMemUnmap) // USM _PI_CL(piextUSMHostAlloc, cce_piextUSMHostAlloc) _PI_CL(piextUSMDeviceAlloc, cce_piextUSMDeviceAlloc) _PI_CL(piextUSMSharedAlloc, cce_piextUSMSharedAlloc) _PI_CL(piextUSMFree, cce_piextUSMFree) _PI_CL(piextUSMEnqueueMemset, cce_piextUSMEnqueueMemset) _PI_CL(piextUSMEnqueueMemcpy, cce_piextUSMEnqueueMemcpy) _PI_CL(piextUSMEnqueuePrefetch, cce_piextUSMEnqueuePrefetch) _PI_CL(piextUSMEnqueueMemAdvise, cce_piextUSMEnqueueMemAdvise) _PI_CL(piextUSMEnqueueMemAdvise, cce_piextUSMEnqueueMemAdvise)

_PI_CL(piextKernelSetArgMemObj, cce_piextKernelSetArgMemObj) _PI_CL(piextKernelSetArgSampler, cce_piextKernelSetArgSampler)

Support for Parallel-for

we have broken the boundary between the workgroups and workitems:

- AKG (an external tool) is capable of performing automatic parallelization, vectorization
- We created our own parallel_for C++ abstraction where we require static number of workgroups and workitems
- Converter would artificially create outer loops with an extent that equals to the total number of tasks as well as a loop hint to AKG to select the best parallelization factor



Kernel 13 16 Toolchain Moving from a AKG SIMT model to a multi-core of SIMD kernels (SIMD-kernels) SIMD-BlockDim = 4Kernel At runtime 4 SIMD kernels Runtime should be **S1 S2 S**3 54 invoked to fully use 4 AICORES

SIMT to SIMD

Supported Examples - Matmult

Size:

- M = 384
- K = 256
- N = 512
- 1. Compilation uses C100 sub-architecture of HilPU target
- 2. Device selection using hiipu_selector() class
- 3. Current implementation uses both Vector and Cube units
- 4. Correctness of output checked on host side

\$X3CPP_BUILD/bin/clang++ \
 -fsycl \
 -fsycl-targets=hiipu64_c100-hisilicon-cce-sycldevice \
 -DSYCL_DISABLE_PARALLEL_FOR_RANGE_ROUNDING \
 \$PROGRAM.cpp \
 -B\$AKG_HOME \
 --cce-path=\$CCE HOME

int main() { const size t M = 6 * 16 * 4; const size t K = 4 * 16 * 4;const size_t N = 8 * 16 * 4; std::vector<float> A(M * K); std::vector<float> B(K * N); std::vector<float> C(M * N); for (int i = 0; i < M * K; i++) A[i] = 2.0; for (int i = 0; i < K * N; i++) B[i] = 2.0; queue deviceQueue(hiipu_selector{}); ndbuffer<float, M, K> A_buf(A.data()); ndbuffer<float, K, N> B_buf(B.data()); ndbuffer<float, M, N> OUT buf(C.data()); deviceQueue.submit([&](handler &cgh) { auto A_acc = A_buf.get_access<sycl_read>(cgh); auto B_acc = B_buf.get_access<sycl_read>(cgh); auto OUT_acc = OUT_buf.get_access<sycl_write>(cgh); auto kern = [=](id<2> ids) { size_t m = ids[0]; size t n = ids[1]; float sum = 0.0f; for (unsigned int k = 0; k < K; k++) { sum += A_acc[m][k] * B_acc[k][n]; OUT_acc[m][n] = sum; }: static parallel for<class matmult, M, N>(cgh, kern);

});

Future Work

- Alternative codegen support in parallel with AKG
 - MLIR path of code generation is being developed and will require another path to be added into our custom toolchain
- Polish runtime and toolchain code base for production
 - Will be looking forward to upstream our work

Questions?