

Propel with OpenCL A Deep Dive Workshop to Create, Debug, Analyze and Optimize OpenCL Applications using Intel® Tools

Anita Banerjee, Julia Fedorova, Uri Levy, Alexandr Kurylev, Sonal Sharma, Michael Stoner, Robert Ioffe





INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice.

All products, dates, and figures specified are preliminary based on current expectations, and are subject to change without notice.

Intel processors, chipsets, and desktop boards may contain design defects or errors known as errata, which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Any code names featured are used internally within Intel to identify products that are in development and not yet publicly announced for release. Customers, licensees and other third parties are not authorized by Intel to use code names in advertising, promotion or marketing of any product or services and any such use of Intel's internal code names is at the sole risk of the user.

Intel product plans in this presentation do not constitute Intel plan of record product roadmaps. Please contact your Intel representative to obtain Intel's current plan of record product roadmaps.

Performance claims: Software and workloads used in performance tests may have been optimized for performance only on Intel[®] microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more information go to http://www.Intel.com/performance

Intel, Intel Inside, the Intel logo, Centrino, Intel Core, Intel Atom, Pentium, and Ultrabook are trademarks of Intel Corporation in the United States and other countries

Agenda


- Intel® Graphics Overview
- The Intel® OpenCL™ Code Builder
- Intel® VTune[™] Amplifier 2015
- Optimization Techniques and Examples
- OpenCL[™] 2.0 Overview
- Summary / Questions

Agenda


- Intel® Graphics Overview ---- Presenter: Julia Fedorova
- Intel® OpenCL[™] Code Builder
- Intel® VTune[™] Amplifier 2015
- Optimization Techniques and Examples
- OpenCL[™] 2.0 Overview
- Summary / Questions

Intel® Processor Graphics?

- Intel® Processor Graphics:
 3D Rendering, Media, and <u>Compute</u>
- Discrete class performance but... integrated on-die for true heterogeneous computing, SoC power efficiency, and a fully connected system architecture
- Some products are near TFLOPS performance
- Highly threaded, data parallel compute engine








Intel Processor Graphics is a key <u>Compute</u> Resource

Example Chip Level Architecture: Intel® Core™ M



Many different processor products, with different processor graphics configs

Multiple CPU cores, shared LLC, system agent

Multiple clock domains, target power where it's needed

EU: The Execution Unit

	EU: Exec	
Ę	R0R127	Access Send
n Fetch		Branch
ruction	28KB GRF: 7 thrds x 128x	
Instr	SIMD8 x 32b	SIMD FPU

 ${f D}$ Gen8: Seven hardware threads per EU

② 128 general purpose registers per thread

- 4K registers/thread or 28K/EU
- Each register : 32 bytes wide
 - 8 x 32b floats, 8 x 32b integers
 - 16 x 16b half-floats, 16 x 16b shorts
- ③ Thread Arbiter picks instructions to run from runnable thread(s)
 - Each cycle: can co-issue multiple instructions, from up to four different threads
 - Dispatches instruction to appropriate functional unit

The fine grain threaded nature of the EUs ensures continuous streams of ready to execute instructions, while also enabling latency hiding of longer operations such as memory scatter/gather, sampler requests, or other system communication.

Subslice: An Array of 8 EU's

Subslice: 8 FUS	ead	2
		J
Sampler L2 L1 Cache Read: 648/cyc	Data Port Read: 64B/cyc Write: 64B/cyc	

Each: Subslice


- ${f D}$ Eight Execution Units
- ② Local Thread Dispatcher & Inst \$
- ③ Texture/Image Sampler Unit:
 - Includes dedicated L1 & L2 caches
 - Dedicated logic for dynamic texture decompression, texel filtering, texel addressing modes
 - 64 Bytes/cycle read bandwidth

④ Data Port:

- General purpose load/store memory unit
- Memory request coalescence
- 64 Bytes/cycle read & write bandwidth

8

Slice: 3x Subslices



Each Slice: 3 x 8 = 24 EU's

- 3 x 8 x 7 = 168 HW threads/slice
- Dedicated interface for every sampler & data port
- ² Level-3 (L3) Data Cache:
 - Typically 384 KB / slice, though Allocations are app reconfigurable
 - 64 byte cachelines
 - Monolithic, but distributed cache
 - 64 bytes/cycle read & write


③ Shared Local Memory:

- 64 KB / subslice
- More highly banked than rest of L3


Hardware Barriers, 32bit atomics

9


Product Configuration Examples



12 EUs



24 EUs



OpenCL[™] Execution Model maps to Intel® Graphics Architecture

OpenCL^{*} Kernels run on an Execution Unit (EU)


Each EU is a Multi-Threaded SIMD Processor

Up to 7 threads per EU

128 x 8 x 32-bit registers per thread


Up to 8, 16, or 32 OpenCL* work items per thread (compiler-controlled)

- "SIMD8", "SIMD16", "SIMD32"
- SIMD8 \rightarrow More Registers
- SIMD16 and SIMD32 \rightarrow Better Efficiency





OpenCL[™] Execution Model maps to Intel® Graphics Architecture



12


rinte

Memory Hierarchy and Sharing

- Intel® Processor Graphics has full performance access to system memory
- "Zero Copy" CPU & Graphics data sharing
- Shared Virtual Memory new in Gen8

Facilitated by OpenCL[™] 2.0 Shared Virtual Memory:

- Coarse & fine grained SVM
- CPU & GPU atomics as synchronization primitives
- System SVM as soon as OSVs are ready



Agenda

- Intel® Iris[™] Graphics Overview
- The Intel® OpenCL[™] Code Builder ---- Presenter: Uri Levy
- Intel® VTune™ Amplifier 2015
- Optimization Techniques and Examples
- OpenCL[™] 2.0 Overview
- Summary / Questions

OpenCL[™] Code Builder

A comprehensive developers' tool-chain for OpenCL[™] and Intel[®] Graphics compute **Supports Each State of the OpenCL[™] Code Development**

Getting Started	Build	Debug	Tune
Identify opportunities for accelerations	Quickly build OpenCL code	Debug your code – both functional and performance	Tune the application
 Code Sample Case Studies Identify performance bottlenecks in applications Redesign algorithms * This stage is largely manual 	 Kernel development framework OpenCL 2.0 development environment Pre-defined projects IDE integration – auto compilation, syntax highlighting Offline compilation with errors reports 	 API level debugging API calls and commands tracing and analysis Step-by-step kernel debugging (preview) Kernel statistics views Memory debug 	 Application level profiling Platform level timeline view Platform performance counters Correlate CPU & GPU activities Kernel hot-spots analysis

Carry-on performance optimizations in each step of the development



OpenCL[™] Code Builder

What Is New in Version 2015?

OpenCL[™] Code Builder fully integrated in Intel's development suites

- Available with Intel[®] Integrated Native Developer Experience (Intel[®] INDE)
- Available with Intel[®] Media Server Studio
- Advanced new editing and debugging features with Microsoft* Visual Studio plug-in
- Free Windows & Android development with Intel INDE starter edition

Commercial OpenCL 1.2 Linux* driver for Intel® Graphics

Available with Intel[®] Media Server Studio

OpenCL 2.0 on 5th Generation Intel[®] Core[™] Processors

- Fine-grained shared virtual memory (SVM) support
- Support Intel® HD Graphics 5500/6000 and Intel® Iris™ Graphics 6100
- Available with Intel[®] Integrated Native Developer Experience (Intel[®] INDE)

Where did The Intel[®] SDK for OpenCL[™] Applications go?

- Intel[®] SDK for OpenCL[™] Applications is now available as OpenCL[™] Code Builder
- All SDK's capabilities are now integrated into Intel's suites for developers through the OpenCL[™] Code Builder.
- With new suite support, developer now gets OpenCL Code Builder, profiling features, and interoperable products in a single place.
- A standalone Intel[®] Code Builder for OpenCL[™] API is available for support configurations that are not available with the integrated suites
 - E.g Ubuntu* for CPU, Intel® Xeon Phi™ coprocessor, and more

Intel's Portfolio of Tools for OpenCL[™] Development

Maximize the power of the platform with OpenCL[™] and Intel[®] Graphics Compute

- Build high-performance applications
- Optimizing tasks with standard APIs and best available compute engines
- Tap into a comprehensive developers' tool-chain, IDE integration, and more.

Intel[®] INDE

- For mobile and PC client applications
- Create & Debug with OpenCL[™] Code Builder
- Analyze with INDE Analyze capabilities
- Supports:
 - OpenCL 1.2 & 2.0
 - Windows*, Android*
 - Intel[®] Core[™] & Atom[™]
 - Intel[®] Graphics Compute



Intel[®] Media Server Studio

- For enterprise media solution
- Create & Debug with OpenCL[™] Code Builder
- Analyze with Intel® VTune™ Amplifier XE
- Supports:
 - OpenCL 1.2 & 2.0
 - Linux*, Windows*
 - Intel® Xeon® E3 & Core™ i7
 - Intel[®] Graphics Compute

Intel continues to support Intel Xeon[®] E5 & E7, and Intel Xeon Phi through a standalone Intel[®] Code Builder for OpenCL[™] API

Don't leave performance on the platform!

Which Suite To Download?

	Tool suite	Intel [®] INDE Starter edition: free	Intel [®] Media Server Studio Essential edition: \$499	Intel [®] Code Builder for OpenCL™ API for Linux* free
Supported devices	Intel [®] Graphics (GPU)	Х	Х	
	Intel [®] processors (CPU)	Х	Х	Х
	Intel [®] Xeon Phi [™] coprocessors			Х
Target OS	Windows*	Х	Х	
	Android*	Х		
	Linux*		Х	Х
Host OS	Windows*	Х	Х	
(Development environment)	Android*			
	Linux*		Х	Х
IDE Integration	Microsoft Visual Studio*	Х	Х	
	Eclipse*	Х	Х	
	Standalone UI	Х	Х	Х


Select the tool that best fit your target applications and OS matrix:

- PC & Mobile applications → Use Intel® INDE
- Enterprise media applications → Use Intel[®] Media Server Studio
- HPC apps → Use Intel[®] Code Builder for OpenCL[™] APIs

Tools for OpenCL[™] Development

The Development Flow

Availability		Intel® INDE Pro	Intel [®] Media Server Studio\	Intel® VTune Amplifier XE
OpenCL [™] Code Builder	v	v	v	
System And Platform Analyzer		v		
Intel [®] VTune Amplifier XE (with Platform Analyzer features)			v	v



Don't leave performance on the table!

Get optimized code faster - use performance tools during each step of the development

(intel)

OpenCL[™] Code Builder Development Tools Features




OpenCL[™] Code Builder - Features and Support Matrix

Development Environment

VISUAL STUDIO*	ECLIPSE*	STANDALONE	FEATURES:	PREVIEW FEATURE	
•	•	•	OpenCL™ 1.2 support		
•		•	OpenCL [™] 2.0 support with Intel [®] Core [™] M and 5 th Gen Intel [®] Core [™] Processors		
•		•	OpenCL [™] 2.0 development environment on previous CPU generations		
•	•	•	Kernel Development Framework		
•			New OpenCL Project wizard		Create
•	•	•	Syntax highlighting		& Build
•	•	•	Code auto completion		Build
•	•	•	Offline compilation		
•	•	•	SPIR* 1.2 generation and consumption		
•			Remote development for Android*		
•			API-level debugging		
•			Image and memory view		
•			API calls tracing		Debug
•			Step-by-step debugging for CPU kernels		
		•	Step-by-step debugging for GPU kernels	٠	
•		•	API calls and memory command analysis	٠	Applyzo
•			Kernel occupancy and latency analysis	٠	Analyze



- IDE integration (Visual Studio and Eclipse)
- Offline compilation and binary generation of OpenCL[™] kernels
- Syntax checking and compile error reports.
- Project wizards
- Offline build for the Android* target.



Kernel Development Framework


- Create and build OpenCL Kernels on standalone environment
- Assign variables to the kernel and check its correctness
- Show the input and output values
- Analyze kernel's performance with "What-if" analysis on work group sizes
- Remote development on Android devices

SobelFilter_20141118T125838.cbreport -	SQL TOOLS TEST CODE-BUILDER ANALYZE WINDOW HELP	Quick Launch (Ctrl+Q) $P = 6$		
0 · 0 18 · 4 4 7 9 · C · FA				
	(R) OpenCL - OpenCL Device CPU: Intel(R) G - Target Architechture x86 - 🕕 🖉 Select Kernel SobelFilter - 🕨 🗐 😜			
ode Builder Session Explorer		 Code Builder Variable Management 		
Session 'session 0' (1 files)				
4 DepenCL Files	Select Report: Execution View ~	😪 Add 📢 Delete 🤤 Delete All		
SobelFilter.cl		4 Buffers		
Build Artifacts SobelFilter.ir	Best Configuration: (512,512,0,0,0) Average execution time(ms): 10.616	∡ ≝ buffer_0 Data Type int		
SobelFiter/I	Worst Configuration: (312,312,0,1,1,0) Average execution time(ms): 19,6932	Size 512		
SobelFilter_x64.II		Source: Cl/Users/ulevy/Desktop/Demo#1/mask.csv		
SobelFilter_x64.spir	Gx Gy Gz Lx Ly Lz Iterations Total Queue Submit Execution	IO Mode: Input Memory Flags: CL_MEM_USE_HOST_PTR		
SobelFilter_x86.II SobelFilter_x86.spir	+ 512 512 0 0 0 0 10 10.616 0.000223 0.036126 10.4234	Memory Hagsi CL_MEM_USE_HUST_PTR 4 Images		
4 Remels	+ 512 512 0 1 1 0 10 19.6932 0.00223 0.0139152 19.6268	D Eimage 0		
Execute_Function	- 512 512 0 1 2 0 10 13,9854 0.0001338 0.0115068 13,8978	Eimage_1		
Eports	+ 512 512 0 1 4 0 10 13.5703 0.0003122 0.0136922 13.3996	▲ image_2 Data Type image2d_t		
Session 'sobel filter' (1 files)	+ 512 512 0 1 8 0 10 13.7739 0.000223 0.0134692 13.7115	Data Type: image2d_t Width: 411		
A 🛅 OpenCL Files	- 512 512 0 1 16 0 10 10.548 0.0002576 0.014495 10.4688 - 512 512 0 1 32 0 10 12.0198 0.000223 0.0141828 11.9559	Height: 229		
SobelFilter.cl	- 512 512 0 1 32 0 10 12.0198 0.000223 0.0141828 11.9559 - 512 512 0 1 64 0 10 11.0226 0.000223 0.0119598 10.9467	Depth: 1 Array Size: 1		
a 🛅 Build Artifacts	- 512 512 0 1 64 0 10 11.0226 0.000223 0.0199596 10.5467	Array Size: 1 Row Pitch: 0		
SobelFiter.asm	- 512 512 0 1 128 0 10 10,1074 4.48e-005 0.0143912 13.6398	Slice Pitch: 0		
SobelFilter.II	Measurment/Iterations Total Submit Queue Execution	Source: C/(Users/ulevy\Desktop\Untitled.bmp		
SobelFilter_x54.II SobelFilter_x54.spir	Average 10.616 0.036126 0.000223 10.4234	Channel Data Type: CL_UNORM_INT8 Channel Order: CL_BGRA		
SobelFiter x86.II	Median 8.94163 0.014941 0.000223 8.86068	ID Mode: Input		
SobelFilter_x86.spir	Standard Deviation 5.48965 0.067273 0.000223 5.49212	Memory Flags: CL_MEM_USE_HOST_PTR		
4 🛅 Kernels	Minimum 6.92906 0.00669 0 6.87777	b Eimage_3 b Eimage_in1		
 SobelFilter Reports 	Maximum 26.8349 0.237718 0.000446 26.7902 0 10.9127 0.237718 0.000446 9.76339	Emage_in1		
SobelFilter_20141118T125838.cbreport	1 8,8393.0.0178.0.00046.8.77817	D Elimage lena		
SobelFilter_20141118T135820.cbreport	2 9,04711 0,012934 0 8,92891	0 Eimage_out		
	3 6.92966 0.014272 0.000446 6.87777	b E lenane rodrod		
	L	Code Builder Analysis Input		
	+ 512 512 0 1 256 0 10 12.0028 0.0002676 0.014941 11.9257	Arg # Memory Space Access Qualifier Data Type Arg Name Assigned		
	- £13 £13 6 1 £13 6 16 16 2001 6.0003676 6.0142676 36 368	memory space Access Quarrier Data type Arg name Assigned mone of the sampler to the sam		
	Output * # >			
	Show output from: OpenCL Build · S · S · S · S · S	2 global WRITE ONLY image2d t Output image out		
	Setting target instruction set architecture to: Default (Advanced Vector Extension (AVX))	3 global NONE int* Mask buffer_0		
	OpenCL Intel CPU device was found:			
	Device name: Intel(R) Core(TH) 15-3427U CPU @ 1.80GHz			
	Device version: OpenCL 1.2 (Build 76413) Device vendor: Intel(R) Corporation			
	Device profile: FULL_PROFILE	Workgroup size definitions		
	Compilation started Compilation done	Global size: Local size:		
	Linking started	x 512 Auto		
	Linking done			
	Kernel (SobelFilter) was not vectorized	¥: 512 Auto ✔ Au		
	Build succeeded!	* Z: 0 0 Au		
bints Tors Cada Builder Famile Estation Embers	Image View Trace View Problems view Output Error List	Number of iterations: 10		
allerty tree cone enrole session Solution Explorer	integenery made view motions view output end use			

intel) 2:





- Seamless debugging of OpenCL[™] API calls, objects, and queues
- Enables monitoring and understanding the OpenCL environment of an application throughout execution
- OpenCL API calls tracing
- Images and memory objects view



Commands Queue View Examine commands queue status and their commands' state


Problems View Look for hints for potential error or warnings during execution






Kernel Level Debugging on the CPU

- Step into Kernels running on the CPU
- Supports existing debugging capabilities
 - Breakpoints
 - Memory view
 - Watch variables including OpenCL types like float4, int4, etc.
 - Call stack
 - Auto and local variables views



Code Builder – Application Analysis

- Host level analysis
 - Identify performance bottlenecks in the API calls
 - Optimize the host code to reduce API execution time and kernels run time
- Kernel level analysis
 - Optimize the kernel code to get better utilization and reduce the latency
 - Measure compute metrics (latency, and utilization)



Demo Session Introduction with OpenCL[™] Code Builder A Walkthrough




Code Builder Walkthrough Session Content

Create, Build and Analyze my OpenCL kernel with Kernel Development Framework

Debug my OpenCL host application and Kernel with **OpenCL® Debugger**

Analyze and Optimize your OpenCL application and kernel code with **OpenCL® Code Analyzer**




Code Builder Walkthrough Session Content

Create, Build and Analyze my OpenCL kernel with **Kernel Development Framework**


Debug my OpenCL host application and Kernel with **OpenCL® Debugger**


Analyze and Optimize your OpenCL application and kernel code with **OpenCL® Code Analyzer**






- Our case study: Sobel Filter Kernel
- Edge detection algorithm
- Discrete differentiation operator, computing an approximation of the gradient of the image intensity function


















Our case study: Sobel Filter App




Code Builder Walkthrough Session Content Create, Build and Analyze my OpenCL kernel with **Kernel Development Framework** Buildina Debug my OpenCL host application and Kernel Debugging with OpenCL® Debugger Performan Analyze and Optimize your OpenCL application and ce Analysis kernel code with **OpenCL® Code Analyzer**





1st case study: Host level optimization on trivial "Hello World" application

- Serial execution of 4 basic compute workloads (OpenCL kernels)




- Non optimized host code
- 4 optimization step



1st optimization – Wrong API Usage Avoid redundant usage of API calls


clBuildProgram calls takes ~40% of total execution time



36

1st optimization – Wrong API Usage


Avoid redundant usage of API calls



					Sea	rch: clCreateContextFromTy
Api Name	Count	# Errors	Total Duration (μs)	Avg Duration (μs)	Min Duration (µs)	Max Duration (μs)
 clCreateContextFromType 	5	0	47888.293	9577.659	5993.734	22866.952
Show 10 v entries Arguments Error Code	Return Value Context [1]	Duration (µs)	Sear Start Time (ticks) 1432126614796	ch: End Time (ticks) 1432126666041		
[] CL_SUCCESS [] CL_SUCCESS	Context [2] Context [3]	6230.235	1432128774565	1432128788527 30185867		
[] CL SUCCESS	Context [4]	Consider usir	ng the same OpenCL co	~	×	

(intel)

37



2nd optimization - Memory Access Patterns


+ Kernel [4] (And)

+ Kernel [5] (Xor)

(4096.8192)

(4096,8192)

Row memory access VS column memory access



						h: clCreateBuffer
Api Name	Count	# Errors	Total Duration (μs)	Avg Duration (µs)	Min Duration (µs)	Max Duration (µs)
clCreateBuffer	15	0	650827.954	43388.53	25632.227	56880.679
how 10 🗸 entries			Se	arch:		
rguments Error Code	Return Value	Duration (µs)	Start Time (ticks)	End Time (ticks)		A
[] CL_SUCCE	SS Buffer [1]	56880.679	1432127402471	1432127529941	^	
[] CL_SUCCE	SS Buffer [2]	51796.804	1432127540234	1432127656311		
[] CL_SUCCE	SS Buffer [3]			27742882		
[] CL_SUCCE	SS Buffer [4]		lts, align memory add	ress to 9626060	~	
				1 2 1	ext	
	TA TABLE] BARS CH	ART	-	1 2 N		
	_	ART			Sea	rch:
	_		Vork Size Co	unt Total Duration (µ2)		rch: Min Duration (µs
7 <u>iew Mode:</u> [D4 Kernel Name	ATA TABLE] BARS CH		Vork Size Co 1		Sea	
	ATA TABLE] BARS CH Global Work Size	Local		unt Total Duration (µ5)	Sea Avg Duration (µs)	Min Duration (µs

25951.68

27104.32


25951.68

27104.32


3rd optimization - Host to Device Transfers

```
clCreateBuffer(..., CL_MEM_COPY_HOST_PTR, ...);
...
clEnqueueReadBuffer(...);
```

- clCreateBuffer
 - CL_MEM_USE_HOST_PTR flag enables the application to share its memory allocation with the OpenCL[™] runtime implementation, and avoid memory copies of the buffer.




3rd optimization - Host to Device Transfers




Api Nai		🔺 Cou	int #Errors	Total Duration (µs)	Avg Duration (µs)	Min Duration (µs)	Max Duration (µs)
clCreate		15	0	650827.954	43388.53	25632.227	56880.679
	✓ entries is Error Code	Return Value	Duration (µs)	Se Start Time (ticks)	earch: End Time (ticks)		_
	CL SUCCESS	Buffer [1]	56880.679	1432127402471	1432127529941		
	CL SUCCESS	Buffer [2]	51		× 656311	^	
	CL_SUCCESS	Buffer [3]					
[]	CL_SUCCESS	Buffer [4]		memory objects mapping memory with	626060	✓	
					method		
owing 1 t	to 10 of 15 entries					Next	
				d on the host Another way properly aligned and sized			
				yourself and share the po			
			with the				
			with the				
			with the				
			with the				
			with the			_	_
iew Mod	de: E DATA TA	RIF 1 BADS (PH	"CL_ME			_	_
iew Mod	de: [data ta	BLE] BARS CH	"CL_ME			-	-
iew Mod	de: [DATA TA	BLE] BARS CH	"CL_ME			-	Search: clEnqueueReadBuffer
ew Mod		BLE] BARS CH	CL_ME			Min Duration (pc)	Search: [olEnqueueReadBuffer Max Duration (ps)
Api Nat			CL_ME	ÖpenCL framework by üsi M_USE_HOST_PTR* flag.	ing the	<u>Min Duration (pc)</u> 56650.425	
Api Nar clEnque	ıme	· Cou	ART #Errors	OpenCL framework by usi M_USE_HOST_PTR* flag. Total Duration (pi) 382829.237	ng the Avg Duration (µu)		Max Duration (μs)
Api Nar clEnque 10	ime eueReadBuffer	· Cou	ART #Errors	: OpenCl. framework by us M_USE_HOST_PTR* flag. Total Duration (pr) 382829 237 St	Avg Duration (µs)		Max Duration (μs)
Api Nar clEnque 10w 10 Arguments	eueReadBuffer	▲ Cou 5	art #Errors 0	: OpenCl. framework by us M_USE_HOST_PTR* flag. Total Duration (pr) 382829 237 St	Avg Duration (µs) 76565.847 sarch:	56650.425	Max Duration (μs)
Api Nar clEnque now 10 Arguments []	eueReadBuffer	▲ Cou 5 Return Value	ART at #Errors 0 Duration (us)	: OpenCL framework by us M_USE_HOST_PTR* flag. Total Duration (ps) 382829_237 Start Time (ticks)	Avg Duration (st) 76565.847 arch: & End Time (ticks)		Max Duration (μs)
Api Nar clEnque now 10 Arguments [] []	me eueReadBuffer ✓ entries Is Error Code CL_SUCCESS	* Cou 5 Return Value CL_SUCCESS	ART at #Errors 0 Duration (ut) 111241.955	CpenCL framework by us M_USE_HOST_PTR* flag. Total Decration (µc) 382829.237 Start Time (ticks) 1432128355857	ng the Avg Daration (µx) 76565.847 strck: * End Time (ticks) 1432128605151 14321280040313	56650.425	Max Duration (μs)
clEnque how 10 Arguments [] []	me eueReadBuffer ✓ entries IS Error Code CL_SUCCESS CL_SUCCESS	Cou S Return Value CL_SUCCESS CL_SUCCESS	AART at <u># Errors</u> 0 Durstion (µc) 111241.955 56650.425	CpenCL framework by us M_USE_HOST_PTR* flag. Total Decration (µc) 382829.237 Start Time (ticks) 1432128355857	Avg Duration (µs) 76565.847 sarch: 4 Ead Time (ticks) 14321280040313 1432130404313	56650.425	Max Duration (μs)
Api Nar clEnque how 10 Arguments [] []	me eueReadBuffer entries a Error Code CL_SUCCESS CL_SUCCESS CL_SUCCESS CL_SUCCESS	Course Course Course CL_SUCCESS CL_SUCCESS CL_SUCCESS CL_SUCCESS	with the "CL_ME AKT at #Erron 0 Duration (a) 111241.955 5650.425 When possible.	CpenCl. framework by us M_USE_HOST_PTR* flag. State (finite flag) State (finite flag) 1432128355857 14321289535857 1432129913359	Avg Duration (µs) 76565 847 sarch: 1432128605151 14321230040313 1432131403424 1432132131403424 1432132801420	56650.425	Max Duration (μs)
Api Nar clEnque how 10 Arguments [] []	me eueReadBuffer ✓ entries s Error Code CL_SUCCESS CL_SUCCESS CL_SUCCESS	Course Course Course CL_SUCCESS CL_SUCCESS CL_SUCCESS CL_SUCCESS	with the "CL_MEI AKT 0 Densities (uo) 111241.955 56650.423 When possible. and "dEfragueue and "dEfragueue	C DenCL framework by us M_USE_HOST_PTR* flag. Total Duration (pc) 382829_237 Sart Time (ticks) 143212835957 1432129913359 use "CfinqueueReadUrifer" UmmapMemObject" or EdinqueueReadUrifer	Avg Duration (µs) 76565.847 sarch: 4 Ead Time (ticks) 14321280040313 1432130404313	56650.425	Max Duration (μs)
Api Nar clEnque how 10 Arguments [] []	me eueReadBuffer entries a Error Code CL_SUCCESS CL_SUCCESS CL_SUCCESS CL_SUCCESS	Course Course Course CL_SUCCESS CL_SUCCESS CL_SUCCESS CL_SUCCESS	with the "CL_MEI at #Errors 0 Duration (us) 111241955 5650.422 When possible, and 'Cfraques	C DenCL framework by us M_USE_HOST_PTR* flag. Total Duration (pc) 382829_237 Sart Time (ticks) 143212835957 1432129913359 use "CfinqueueReadUrifer" UmmapMemObject" or EdinqueueReadUrifer	Avg Duration (µs) 76565 847 sarch: 1432128605151 14321230040313 1432131403424 1432132131403424 1432132801420	56650.425	Max Duration (μs)

Host level optimization – Summary

On Intel[®] Iris[™] Graphics 5100






2nd case study: Kernel level analysis with:

 Occupancy View – how much the GPU is busy

Higher is better

 Latency View - execution time of each kernel instruction (especially memory)
 Lower is better



Download, Learn, Code, Optimize

- Free download at: <u>intel.com/software/opencl</u>
- Follow us: @IntelOpenCL
- Contact as through our forum:

http://software.intel.com/en-us/forums/opencl

Try related products

- Native client development with Intel[®] Integrated Native Developer Experience (Intel[®] INDE)
- Performance tuning with the Intel[®] VTune[™] Amplifier XE
- Media performance with the Intel[®] Media SDK



What is available online?

- ✓ Free Downloads
- ✓ Code Samples
- ✓ Documentation
- ✓ Tech Articles
- ✓ Reviews
- ✓ Forums and Support
- ✓ Webinars


ntel 44

Agenda

- Intel® Iris[™] Graphics Overview
- Intel® OpenCL[™] Code Builder
- Intel® VTune™ Amplifier 2015 ---- Presenter: Alexandr Kurylev
- Optimization Techniques and Examples
- OpenCL[™] 2.0 Overview
- Summary / Questions

What We Are Going To Talk About

- Introduction into GPU Analysis for OpenCL* applications with Intel® VTune™ Analyzer XE
- New features in recent releases
- Case study: an OpenCL* kernel optimization
- Summary / Questions



amplifier-xe-getting-started-with-opencl-performance https://software.intel.com/en-us/articles/intel-vtuneanalysis-on-intel-hd-graphics

GPU Analysis Features Overview

- Intel VTune Amplifier is a powerful performance debugging tool with mature GPU profiling capabilities
- Shows host and GPU activities correlated
- OpenCL kernel queue graphical view
- Allows to see kernels and their characteristics
- Goes down to hardware level by showing both GPU and CPU hardware metrics

Metric Presets For Intel® Graphics Analysis

- "Overview": useful for Graphics and Compute and indeed, provides an overview
- "Compute Basic": details about compute as Occupancy, IPC, FPUs Active etc.

"Compute Extended": Memory Access and Coalescence metrics

Grouping: Computing Task	sk Purpose / Computing Task (GPU) / Instance 🗸 🔖														ъ. Q 2					
Computing Task Purpose	Compu	iting	Data Tra	insfe		EU Array	r	EU Threads		EU Instruction	ns	L3 Shader	Memory Transactions Coalesce				Shared	Loca	GPU Shader	GPU Shader
Computing Task (GPU) / I.	· Tot*	Aver	Size	Ban	Active	Stall	ldle	Occupancy	IPC Rate	2 FPUs active	Send active	Bandwidth	Untyped	Untyped	Тур.	Тур.	Read	Write	Barriers	Atomics
□ Compute	15.061s	0.007s		0.000	54.8%	43.8%	1.3%	76.9%	1.400	20.8%	5.0%	18.167	46.9%	63.9%			1.912	6.504	0.000	0.000
	11.022s	0.015s		0.000	59.4%	40.2%	0.5%	71.8%	1.374	21.1%	5.4%	12.615	59.8%	68.4%			2.572	8.752	0.000	0.000
	2.827s	0.004s		0.000	28.2%	67.5%	4.3%	90.3%	1.205	5.2%	3.0%	34.054	39.3%	46.3%			0.157	0.525	0.000	0.000
⊞ Sampler	1.204s	0.002s		0.000	79.7%	17.5%	2.8%	95.5%	1.781	61.8%	7.1%	31.670	49.9%	62.2%			0.000	0.000	0.000	0.000
⊞ Init	0.007s	0.007s		0.000	30.7%	68.7%	0.6%	97.7%	1.126	3.8%	1.1%	24.329	24.5%	7.2%			0.000	0.000	0.000	0.000
⊞ InitFrameBuffer	0.001s	0.001s		0.000	9.1%	85.6%	5.3%	89.6%	1.026	0.2%	1.7%	7.917		25.0%			0.000	0.000	0.000	0.000
□ Transfer	0.183s	0.001s	860 MB	4.932	5.3%	91.1%	3.6%	90.4%	1.009	0.0%	1.3%	10.821	25.0%	12.5%			0.000	0.000	0.000	0.000
	0.183s	0.001s	860 MB	4.932	5.3%	91.1%	3.6%	90.4%	1.009	0.0%	1.3%	10.821	25.0%	12.5%			0.000	0.000	0.000	0.000
Selected 1 row(s): 11.022s	0.015s		0.000	59.4%	40.2%	0.5%	71.8%	1.374	21.1%	5.4%	12.615	59.8%	68.4%			2.572	8.752	0.000	0.000

New! Architecture Diagram

Grouping:	Computing Task Pu	urpose / Cor	mputing "	Task (GP	U) / Inst	ance														
	g Task Purpose /	Comp	outing T	ask		EU Array		EU Threads		EU Instructio	ns	L3 Shader	Untyped	Mem	Shared	Loca	Typed	Mem	GPU M	emor
Computin	g Task (GPU) / I	Total🛠	Aver	Inst	Active	Stalled	ldle	Occupancy	IPC Rate	2 FPUs active	Send active	Bandwidth	Read	Write	Read	Write	Read	Write	Read	Write
🗆 Comput	e	6.385s	0.007s	950	55.3%	43.4%	1.3%	77.0%	1.398	20.9%	5.1%	18.253 8.666 9.586			1.933	6.572	0.000	0.000	20.927	0.811
⊞ Interse		t	0.015s			39.2%	0.5%			21.5%	5.5%	12.870	3.442	9.428	2.615	8.893	0.000	0.000		0.14
🗄 Advan			0.004s			68.2%	4.0%	90.7%		5.0%	2.9%	33.716		8.317		0.473			14.854	2.71
🗄 Sampl	er		0.002s		79.2%		2.8%			60.7%	7.1%	30.494		13.933				0.000		2.25
⊞ Init			0.007s			69.0%	0.5%	97.9%		3.9%	1.0%	23.276		21.334					10.522	6.59
. ⊞ InitFra			0.001s			82.4%	6.5%			0.2%	2.1%	13.369		13.368			0.000	0.000	4.630	3.876
٢	Selected 1 row(s):	4.653s	0.015s	316	60.3%	39.2%	0.5%	71.8%	1.375	21.5%	5.5%	12.870	3.442	9.428	2.615	8.893	0.000	0.000	23.830	0.147
	GPU Execution Units Array Active: 60.3 Stalled: 39.2 Idle: 0.5% Ge+5 Threads/s Occupancy: 71	3% 2% 6	Ui Ui Ti Ters	2.9 GB/ ntyped Ru typed Wri SLM Read	ead: 3.4 rite: 9.4 te: 0.00 f: 2.61 (1 GB/s (13 GB/s (GB/s (5%)	L3		GTI	Read: 23.8 (41.4%) Write: 0.15 (0.5%)	GB/5 10	LLC e+7 Misse ss Ratio			l: 7.13 :e: 0.7:		D	RAM	
	CPU			Utiliza	ation:	0.4%						+								

Shows GPU blocks & CPU utilization and Uncore bandwidth while specific GPU task was running

50

Case Study: Gaussian Blur Kernel

Convolves the image with Gaussian function

 $G(x,y) = \frac{1}{2\pi\sigma^2} e^{-\frac{x^2+y^2}{2\sigma^2}}$

- Reduces noise and details
- Good representative
 of image processing kernels

The sample matrix, produced by sampling the Gaussian filter kernel ($\sigma = 0.840896$) at the midpoints of each pixel and then normalizing:

0.00000067	0.00002292	0.00019117	0.00038771	0.00019117	0.00002292	0.00000067
0.00002292	0.00078634	0.00655965	0.01330373	0.00655965	0.00078633	0.00002292
0.00019117	0.00655965	0.05472157	0.11098164	0.05472157	0.00655965	0.00019117
0.00038771	0.01330373	0.11098164	0.22508352	0.11098164	0.01330373	0.00038771
0.00019117	0.00655965	0.05472157	0.11098164	0.05472157	0.00655965	0.00019117
0.00002292	0.00078633	0.00655965	0.01330373	0.00655965	0.00078633	0.00002292
0.0000067	0.00002292	0.00019117	0.00038771	0.00019117	0.00002292	0.00000067

Original Image



Blurred Image



Edge Detection on Original Image




Edge Detection on Blurred Image



Naïve implementation


- Uses Sampler
- Processes one pixel per a work-item



```
const sampler_t samplerA = CLK_FILTER_NEAREST ;
__kernel void gaussian_blur_naive(read_only image2d_t src,
                                 __global float* table,
                                 const int blur radius,
                                write only image2d t dst)
   float4 dst val = { 0, 0, 0, 0}, src val = { 0, 0, 0, 0};
   int i, k, h, w;
   int x = get_global_id(0);
   int y = get_global_id(1);
   int table width = blur radius*2 + 1;
   for (i = 0; i 
       w = i - blur_radius;
       for (k = 0; k < table_width; ++k)
           h = k - blur_radius;
           src val = read imagef(src, samplerA, (int2)(x + w, y + h));
           dst val += src val * table[i*table width + k];
   3
   write_imagef(dst, (int2)(x, y), dst_val);
```



What Can We Learn From The Tool?



* Code source by Intel

EU Stalled ~ $25\% \rightarrow$ EUs are waiting 25% of the time



Optimization Considerations


25% stalls due to Sampler accesses

However:

 regular access pattern allows using plane buffers instead of images (memory buffers are faster to access than Sampler)



- make two kernels (instead of one): horizontal and vertical pass $G(x, y) = \frac{1}{2\pi\sigma^2}e^{-\frac{x^2+y^2}{2\sigma^2}}$
- access image data from linear buffers



Gaussian Blur: Two Passes

Taking advantage of Gaussian Blur's separable property



```
float4 _unpack_uchar4(uchar4 src)
{
    private uchar4 temp = src;
    float4 res;
    res.x = (float)temp.x;
    res.y = (float)temp.y;
    res.z = (float)temp.z;
    res.w = (float)temp.w;
    return res;
}
```

```
uchar4 _pack_float4(float4 src)
{
    uchar4 res;
    res.x = (uchar)src.x;
    res.y = (uchar)src.y;
    res.z = (uchar)src.z;
    res.w = (uchar)src.w;
    return res;
}
```

_kernel void gaussian_blur_hor_1(__global read_only uchar4* src, __global read_only float* table, const int blur_radius, __global write only uchar4* dst)

float4 dst_val = { 0, 0, 0, 0, }, src_val = { 0, 0, 0, 0}; int x = get_global_id(0); int y = get_global_id(1); int image_width = get_global_size(0);

```
for (int k = 0; k < blur_radius*2 + 1; ++k)
```

```
int w = x + k - blur_radius;
if ( w >= 0 && w < image_width )
```

src_val = _unpack_uchar4(src[image_width*y + w]);

else if (w < 0)

```
src_val = _unpack_uchar4(src[image_width*y]);
```

else if (w >= image_width)

src_val = _unpack_uchar4(src[image_width*y + image_width-1]);

```
float4 mult = (float4)table[k];
dst val += src val * mult;
```

dst[y*image_width + x] = _pack_float4(dst_val);

```
__kernel void gaussian_blur_vert_1(__global uchar4* src,
__global float* table,
const int blur_radius,
__global uchar4* dst)
```

```
float4 dst_val = { 0, 0, 0, 0, 0}, src_val = { 0, 0, 0, 0};
int x = get_global_id(0);
int y = get_global_id(1);
int image_width = get_global_size(0);
int image height = get_global_size(1);
```

for (int k = 0; k < blur_radius*2 + 1; ++k)
</pre>

```
int w = y + k - blur_radius;
```

```
if ( w \ge 0 \& w < image_height )
```

src_val = _unpack_uchar4(src[image_width*w + x]);

```
else if (w < 0)
```

src_val = _unpack_uchar4(src[x]);


```
else if (w >= image_height)
```

src_val = _unpack_uchar4(src[(image_width)*(image_height-1) + x]);

```
float4 mult = (float4)table[k];
dst_val += src_val * mult;
```


```
dst[y*image_width + x] = _pack_float4(dst_val);
```





Two Passes. Is more speed-up possible?

- EU↔L3 memory bandwidth is far from its peak value (43 + 28 = 71 vs 128 GB/s for 2 slices @ 1 GHz)
- Process more pixels in one work item




Use available memory bandwidth to speed up the kernels



Gaussian Blur Optimization Steps

Gaussian Blur Performance Data



Hardware metrics guide optimization of GPU bound code

inte

What To Optimize For

Optimization Target	Metric(s) to Watch	Traps
Memory Throughput	Untyped Read/Write → for 128 GB/s at 1 GHz per 1 slice	Non-coalesced accesses might consume additional bandwidth
Occupancy	Kernels with too small work for working item EU Idle $\rightarrow 0\%$ EU Stalled $\rightarrow 0\%$	More EU threads is not good when the working item is doing too small work
Compute Throughput	EU Active \rightarrow 100 %EU Stalled \rightarrow 0 %EU Idle \rightarrow 0 %	Redundant calculation might elevate EUActive

inte

Operating Systems Support

Feature	Window*	Linux*	Android*
GPU usage, per engine	V	V	V
GPU usage items attributed to OpenCL	V	V	
GPU Hardware Metrics	V		V
Media Server Studio CPU-side APIs support		V	
OpenCL 1.2 support	V	V	
OpenCL 2.0 basic support	V	V	
GPU Architecture Diagram	V		

inte



Use VTune to analyze OpenCL* applications running on Intel® Graphics

- Watch for hot kernels and possible inefficient CPU↔GPU interactions
 Optimize Hottest OpenCL* Kernels using Intel Graphics Hardware Metrics
 Watch for
- Memory Access Pattern
- Occupancy
- EU utilization

VTune helps use full potential of Intel Iris Graphics with your OpenCL* application

Agenda

- Intel® Iris[™] Graphics Overview
- Intel® OpenCL[™] Code Builder
- Intel® VTune[™] Amplifier 2015
- Optimization Techniques and Examples ---- Presenter: Anita Banerjee
- OpenCL[™] 2.0 Overview
- Summary / Questions

Optimization Techniques and Examples

- Host Side Optimizations
- Memory Matters
 - Host to Device
 - Device Access
- Compute Characteristics
 - Maximizing Gflops
- Device Side Optimizations

OpenCL^{*} Host Side Optimizations

- Pre-compile kernels if possible
 - Compile once and save binary load at app start
- Enqueue multiple commands in queue
 - Use in-order queues
 - No need to wait or "clFinish()" on every kernel
 - Allows OpenCL runtime to minimize overhead
- Use null for LWS
 - · Let driver to choose the best LWS for you if you are not sure



Optimizing Host to Device Transfers

Host (CPU) and Device (GPU) share the same physical memory

For OpenCL* buffers:

- No transfer needed (zero copy)!
- Allocate memory aligned to a cache line (64 bytes) and multiple of 4KB (page size)
- Create buffer with system memory pointer and CL_MEM_USE_HOST_PTR
- Use clEnqueueMapBuffer() to get pointer to access data from CPU
- Use clEnqueueUnmapMemObject() to give the pointer back to GPU before using at kernels.

For OpenCL* images:

- Use cl_khr_image2d_from_buffer Ext.
- http://www.khronos.org/message_boards/viewtopic.php?t=5545

global and constant Memory Access Examples


Adjacent work items should ideally read/store adjacent memory locations

- x = data[get_global_id(0)]
- One cache line, full bandwidth

Global ID: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	1							C	ache	e Line	n							٦	Cache Line n + 1	
Global ID: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15														1		1	-			
	Global ID:	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	1	15]	

Especially avoid the work items reading/storing skipping memory or vertically

- x = data[get_global_id(0) * 2]
- Strided, half bandwidth
- x = data[get_global_id(0) * 16]
- Very strided, worst-case



global and constant Memory

Global memory access performance depends of size and alignment.

Best: Load/Store 16 bytes of data at a time, starting from a cache line aligned address

OK: Load/Store at least 4 bytes of data at a time, starting from a 4 bytes aligned address

local Memory

	<u>L3\$</u>	<u>SLM</u>	
<pre>data[get_global_id(0)];</pre>	1 cache line Full bandwidth	16 banks Full bandwidth	<pre>data[get_local_id(0)];</pre>
<pre>data[get_global_id(0) + 1];</pre>	2 cache lines Half bandwidth	16 banks Full bandwidth	<pre>data[get_local_id(0) + 1];</pre>
<pre>data[get_global_id(0) * 2];</pre>	2 cache line Half bandwidth	8 banks Half bandwidth	<pre>data[get_local_id(0) * 2];</pre>
<pre>data[get_global_id(0) * 16];</pre>	16 cache lines Worst case!	1 bank Worst case!	<pre>data[get_local_id(0) * 16];</pre>
<pre>data[get_global_id(0) * 17];</pre>	16 cache line Worst case!	16 banks Full bandwidth	<pre>data[get_local_id(0) * 17];</pre>

When picking a memory type, consider access patterns!



_private Memory

Compiler can usually allocate Private Memory in the Register File


- Even if Private Memory is dynamically indexed
- Good Performance

Fallback: Private Memory allocated in Global Memory

- Accesses are very strided
- Bad Performance




Intel[®] HD Graphics Memory Hierarchy






Use Built-in Functions



Allow the Compiler to Optimize Better


71

Trade Accuracy vs. Speed



- Use mad()/fma(): Either explicitly with built-ins or via -cl-mad-enable build option
- Use native_* versions of trigonometry functions or compile with –cl-fast-relaxed-math build option
- floats processing is about ~2x of throughput than int HD5200 and older

Avoid Byte/Short Load and Stores



Avoid byte or short loads. Load and store in greater chunk

Agenda


- Intel® Iris[™] Graphics Overview
- Intel® OpenCL[™] Code Builder
- Intel® VTune[™] Amplifier 2015
- Optimization Techniques and Examples
- OpenCL[™] 2.0 Overview ---- Presenter: Sonal Sharma & Michael Stoner
- Summary / Questions

Shared Virtual Memory (*Pre-history*)

Builds upon "shared physical memory" (SPM) feature

- > SPM established with **OpenCL 1.0** => CL MEM USE HOST PTR flag
- Supported on Intel 3rd Gen processors with HD Graphics
- Eliminated buffer copy costs, aka "zero-copy" buffers*
- Buffer must have 4k byte alignment and size divisible by 64






Shared Virtual Memory

Allows de-referencing of hostallocated virtual memory pointers directly on the GPU

Enables GPU offload of pointer-oriented algorithms (e.g. using trees or linked lists)





Coarse-grain buffers (Intel 5th Gen Processors w/ HD Graphics 5300)


- SVM buffers are mapped to either CPU or GPU at any given time
- Access is controlled by clEnqueueMap/Unmap commands





Coarse-grain buffers (Intel 5th Gen Processors w/ HD Graphics 5300)


- SVM buffers are mapped to either CPU or GPU at any given time
- Access is controlled by clEnqueueMap/Unmap commands





Fine-grain buffers (Intel 5th Gen Processors w/ HD Graphics 5500+)

- SVM buffers can be accessed from either CPU or GPU at any time
- Can use atomics to avoid 'race' conditions Check if device supports (CL_DEVICE_SVM_FINE_GRAIN_BUFFER & CL_DEVICE_SVM_ATOMICS flags)




Fine grain SVM buffer allows simultaneous access from CPU & GPU



Fine-grain system memory (Future Intel Processors)

- CPU & GPU can share anything allocated from the C-runtime 'heap' (i.e. *malloc/new*)
- Ideal end-state requires convergence of OS, H/W, and API support






Shared Virtual Memory – API Basics

Allows host-allocated VM pointers to be de-referenced directly on the GPU

- No need for clCreateBuffer() => cl_mem object to encapsulate a buffer
- Use clsvMAlloc() to allocate memory. To create Fine-grained buffer, use flag







Shared Virtual Memory – Kernel setup

Two ways to pass SVM pointer to a kernel

- Use clSetKernelArgSVMPointer() to pass the pointer directly
- If this buffer contains pointers to additional SVM regions, use clSetKernelExecInfo () with CL KERNEL EXEC INFO SVM PTRS flag

```
CPU host
    // inputElements is an SVM allocation
    err = clSetKernelArgSVMPointer(kernel, 0, inputElements);
    // inputElements contains pointers to inputFloats
    err = clSetKernelExecInfo(kernel,
        CL_KERNEL_EXEC_INFO_SVM_PTRS,
        sizeof(inputFloats),
        &inputFloats
    );
```



Nested Parallelism

- "Device-side enqueue"
 - OpenCL kernels can launch 'child' kernels on the device without returning control to the CPU host
- Enables flexible work scheduling entirely on the GPU
 - Recursive algorithms (e.g. quickSort, Sierpinski's Carpet, etc.)
- Also, meets competitive challenge with CUDA's implementation
- Device-side enqueue Building blocks:
 - Host side API: creating a default device queue from the host
 - Block Syntax: simplifies device side enqueue
 - Device side API: enqueue_kernel




Sierpiński Carpet

The **Sierpiński carpet** is a plane fractal first described by <u>Wacław Sierpiński</u> in 1916. Start with a white square.

Divide the square into 9 sub-squares in a 3-by-3 grid

Paint the central sub-square black.

Apply the same procedure recursively to the remaining 8 sub-squares And so on ...



See http://en.wikipedia.org/wiki/Sierpinski_carpet for more info

* Sierpiński Carpet image sequence above from http://en.wikipedia.org/wiki/Sierpinski_carpet



Sierpiński Carpet Kernel in OpenCL 2.0

_kernel void sierpinski(__global char* src, int width, int offsetx, int offsety)

{

}

```
int x = get global id(0);
int y = get global id(1);
queue t q = get_default_queue();
int one third = get global size(0) / 3;
int two thirds = 2 * one third;
if (x \ge 0) one third && x < two thirds && y >= 0) one third && y < two thirds
       src[(y+offsety)*width+(x+offsetx)] = BLACK;
}
else
       src[(y+offsety)*width+(x+offsetx)] = WHITE;
       if (one third > 1 && x % one third == 0 && y % one third == 0)
              const size t grid[2] = {one third, one third};
              enqueue_kernel(q, 0, ndrange_2D(grid), ^{ sierpinski(src, width, x+offsetx, y+offsety); });
```

Easy to translate recursive algorithm to implementation

Sierpiński Carpet - Result

	•				
	· · · · · · · · · · · · · · · · · · ·				
		*********	*******		
: !:!! :	: !:! : ! :				
				::::: ::::::::::::::::::::::::::::::::	
::: : :::::					
	•••••••••				

2187x2187 image: 8⁶ = **299592 enqueue_kernel calls!**

(intel)

Conference Session on OpenCL 2.0

Achieving Performance with OpenCL 2.0 on Intel Processor Graphics

Presented By: Robert loffe, Sonal Sharma and Michael Stoner

Date and Time: May 13th 2015, 10:40am



Agenda

- Intel® Iris[™] Graphics Overview
- Intel® OpenCL[™] Code Builder
- Intel® VTune[™] Amplifier 2015
- Optimization Techniques and Examples
- OCL 2.0 Overview
- Summary / Questions

Additional Resources

intel 89

