



SYCL State of the Union Keynote SYCLCon 2021 Specification Release



Michael Wong
SYCL WG Chair
Codeplay Distinguished Engineer
ISOCPP Director & VP
ISO C++ Directions Group
michael@codeplay.com | wongmichael.com/about

SYCL 2020 is here!

Open Standard for Single Source C++ Parallel Heterogeneous Programming

SYCL 2020 is released after 3 years of intense work

Significant adoption in Embedded, Desktop and HPC markets

Improved programmability, smaller code size, faster performance

Based on C++17, backwards compatible with SYCL 1.2.1

Simplify porting of standard C++ applications to SYCL

Closer alignment and integration with ISO C++

Multiple Backend acceleration and API independent

SYCL 2020 increases expressiveness and simplicity
for modern C++ heterogeneous programming



SYCL 2020 Industry Momentum

THE NEXT PLATFORM
HOME COMPUTE STORE CONNECT CONTROL CODE AI HPC ENTERPRISE
LATEST > OpenCL 3.0 on Broadband Supercomputing / 10/20

CAN SYCL SLICE INTO BROADER SUPERCOMPUTING?

February 3, 2020, Mike Robinson

There are a few assignable trends in high performance computing. First, heterogeneous and distributed architectures are becoming the norm. Second, the need for cross-platform abstraction layers is increasing. SYCL (pronounced 'sickle') is a royalty-free cross-platform abstraction layer that builds on top of OpenCL. It enables code written in a "single-source" style using C++ to be compiled and executed on a wide range of hardware architectures. This includes CPUs, GPUs, and FPGAs. SYCL also supports OpenCL extensions like OpenCL C++ and OpenCL D++.

Argonne Leadership Computing Facility
ALCF Resources Science Community and Partnerships About Support Center

SYCL and DPC++ for Aurora

AURORA

SYCL (pronounced 'sickle') is a royalty-free cross-platform abstraction layer that builds on top of OpenCL. It enables code written in a "single-source" style using C++ to be compiled and executed on a wide range of hardware architectures. This includes CPUs, GPUs, and FPGAs. SYCL also supports OpenCL extensions like OpenCL C++ and OpenCL D++.

Embedded COMPUTING DESIGN

NSITEXE, Kyoto Microcomputer, Codeplay Software Are Bringing Open Standards Programming to RISC-V Vector Processor for HPC and AI Systems

By Tiera Oliver

November 03, 2020

NSITEXE, Kyoto Microcomputer, Codeplay Software, and Renesas Electronics are collaborating to bring open standards programming to RISC-V vector processors for HPC and AI systems. The collaboration involves the use of SYCL and OpenCL to enable cross-platform programming across different hardware architectures.

RENEASAS

Renesas Electronics and Codeplay Collaborate on OpenCL™ and SYCL™ for ADAS Solutions

Open Standard Software Frameworks Facilitate Development Using Renesas' R-Car SoCs to Deliver Computer Vision and Cognitive Processing

September 12, 2017

Renesas and Codeplay Collaborate on OpenCL™ and SYCL™ for ADAS Solutions

Open Standard Software Frameworks Facilitate Development Using Renesas' R-Car SoCs to Deliver Computer Vision and Cognitive Processing

hipSYCL Seeing New Runtime For This SYCL Implementation For CPUs + ROCm/CUDA GPUs

Written by Michael Lorant in Programming on 24 August 2020 at 00:25 AM EDT 4 Comments

The hipSYCL effort has been about supporting the Khronos SYCL single-source language built on C++ across any GPU with OpenCL as well as AMD Radeon GPUs via ROCm and NVIDIA GPUs via CUDA. The hipSYCL effort has a "user" experimental runtime under development.

The hipSYCL effort is just one of several SYCL efforts in the ecosystem for running SYCL across CPUs, GPUs, and other accelerators. Here's a look via the hipSYCL project how that effort compares to others.

```
graph TD
    SYCL[SYCL source code] --> Xilinx[Xilinx (OpenCL)]
    SYCL --> AMD[AMD (OpenCL)]
    SYCL --> Intel[Intel (OpenCL)]
    SYCL --> hipSYCL[hipSYCL]
    SYCL --> SYCL_C[SYCL C]
    SYCL --> SYCL_D[SYCL D]
    SYCL --> SYCL_E[SYCL E]
    SYCL --> SYCL_F[SYCL F]
    SYCL --> SYCL_G[SYCL G]
    SYCL --> SYCL_H[SYCL H]
    SYCL --> SYCL_I[SYCL I]
    SYCL --> SYCL_J[SYCL J]
    SYCL --> SYCL_K[SYCL K]
    SYCL --> SYCL_L[SYCL L]
    SYCL --> SYCL_M[SYCL M]
    SYCL --> SYCL_N[SYCL O]
    SYCL --> SYCL_P[SYCL Q]
    SYCL --> SYCL_R[SYCL S]
    SYCL --> SYCL_T[SYCL U]
    SYCL --> SYCL_V[SYCL W]
    SYCL --> SYCL_X[SYCL Y]
    SYCL --> SYCL_Z[SYCL Z]
```

intel® oneAPI DPC++ Kernel and API interoperability with OpenCL™ and SYCL™ technology

By Michael R. Carril
Published 03/11/2020 Last Updated 03/11/2020

Introduction

This article discusses:

- OpenCL C kerneling
- Differences in the ps
- Tips including: intero precision issues, and
- References to develo

Use this article if:

UNIVERSITY OF THE WEST OF SCOTLAND
UWS

triSYCL for Xilinx FPGA

Andrew Gaulton, Roman Karyal, Lin Ya Yu, Gauthier Hamish, Paul Keir

Imagination

PRESS RELEASE

23 OCTOBER 2019

TensorFlow™ gets native support for PowerVR® GPUs via optimised open-source SYCL™ libraries

Open source SYCL neural network libraries optimised for PowerVR, with Codeplay making it easier for developers to port existing code

London, UK, and Santa Clara, USA 23rd October 2019 – Imagination Technologies announces that developers working with TensorFlow will be able to target PowerVR GPUs directly thanks to newly optimised open source SYCL neural network libraries. The first release will be available in November 2019.

The SYCL version of TensorFlow supports a very large number of AI operations (see Graph 1) and is

SYCL support growing from Desktops to Supercomputers

<https://www.alcf.gov/support-center/aurora/sycl-and-dpc-pp/>
<https://www.embedded-computing.com/technology/open-source/risc-v-open-source-ip/nsitexe-kyoto-microcomputer-and-codeplay-software-are-bringing-open-standards-programming-to-risc-v-vector-processor-for-hpc-and-ai-systems/>
<https://www.nextplatform.com/2020/02/03/can-sycl-slice-into-broader-supercomputing/>
<https://www.khronos.org/news/2020/09/12/hipSYCL-seeing-new-runtime-for-this-sycl-implementation-for-cpus-and-rocm-cuda-gpus/>
<https://www.renesas.com/en/news/2017/09/12/renesas-electronics-and-codeplay-collaborate-on-opencl-and-sycl-for-adas-solutions>
<https://www.khronos.org/news/2019/10/23/tensorflow-gets-native-support-for-powervr-gpus-via-optimised-open-source-sycl-libraries/>



SYCL 2020 Major Features

- **Unified Shared Memory (USM)**
 - Code with pointers can work naturally without buffers or accessors
 - Simplifies porting from most code (e.g. CUDA, C++)
- **Parallel Reductions**
 - Added built-in reduction operation to avoid boilerplate code and achieve maximum performance on hardware with built-in reduction operation acceleration.
- **Work group and subgroup algorithms**
 - Efficient parallel operations between work items
- **Class template argument deduction (CTAD) and template deduction guides**
 - Simplified class template instantiation
- **Simplified use of Accessors with a built-in reduction operation**
 - Reduces boilerplate code and streamlines the use of C++ software design patterns
- **Expanded interoperability**
 - Efficient acceleration by diverse backend acceleration APIs
- **SYCL atomic operations are now more closely aligned to standard C++ atomics**
 - Enhances parallel programming freedom

Parallel Industry Initiatives



C++11



C++14



C++17



C++20



C++23



SYCL 1.2
C++11 Single source
programming




SYCL 1.2.1
C++11 Single source
programming




SYCL 2020
C++17 Single source
programming
Many backend options




SYCL 202X
C++20 Single source
programming
Many backend options



OpenCL 1.2
OpenCL C Kernel
Language



OpenCL 2.1
SPIR-V in Core



OpenCL 2.2



OpenCL 3.0



2011

2015

2017

2020

202X

SYCL Evolution

SYCL 2020 compared with SYCL 1.2.1

Easier to integrate with C++17 (CTAD, Deduction Guides...)

Less verbose, smaller code size, simplify patterns

Backend independent

Multiple object archives aka modules simplify interoperability

Ease porting C++ applications to SYCL

Enable capabilities to improve programmability

Backwards compatible but minor API break based on user feedback

SYCLCon 2020 Talks and Events

- SYCL, DPC++, SPU, oneAPI - a View from Intel by James Reinders
- oneAPI Developer Summit Monday Apr 26, Biagio Cosenza, Peter Zuzek, Steffen Larsen
- Hands on SYCL Tutorial Tuesday Apr 27 by Rod Burns and SYCL team
- Sylkan: Towards a Vulkan Compute Target Platform for SYCL by Peter Thorman
- Performance-Portable Distributed K-Nearest neighbours using Locality-Sensitive Hashing and SYCL by Marcel Breyer
- Toward Performance Portability of Highly Parametrizable TRSM Algorithm Using SYCL by Thales Sabino
- On Measuring the Maturity of SYCL implementations by Tracking Historical Performance improvements by Wei-Chen Lin
- Experiences Supporting DPC++ in AMReX by Sravani Konda
- Developing Medical Imaging Applications Across GPU, FPGA, and CPU using oneAPI
- hipSYCL in 2021: Peculiarities, Unique Features and SYCL 2020 by Aksel Alpay
- Experiences with Adding SYCL Support to GROMACS by Andrew Alekseenko
- Extending DPC++ with SUpport for Huawei Ascend AI Chipset
- Toward a Better SYCL Memory Consistency Model by Ben Ashb
- Bringing SYCL to A100 Ampere Architecture on Perlmutter Steffen Larsen and LBNL
- SYCL and OpenCL Meet Challenges of Functional Safety by Ilyia Rudkin
- Enabling OpenCL and SYCL for RISC-V processors by Colin Davidson, Aidan Dodds
- SYCL Panel Thursday Apr 29



SYCL Future Roadmap (MAY CHANGE)



NEXT

Integration of successful Extensions plus new Core functionality

SYCL 2020

Over 40 Selected Features for SYCL 2020

- Unified Shared Memory)
- Parallel Reductions adds a built in reduction operation
- Work-group and sub-group algorithms
- Improvements to atomic operations
- Class template argument deduction (CTAD) and deduction guides
- Simplification of accessors
- Expanded interoperability with different backends
- Extension mechanism
- Address spaces
- Vector rework
- Specialization Constants

Improving Software Ecosystem

Books, Tutorials, Tool, libraries, GitHub

Expanding Implementation

- DPC++
- ComputeCpp
- triSYCL
- hipSYCL
- neoSYCL

Regular Maintenance Updates

Spec clarifications, formatting and bug fixes

<https://www.khronos.org/registry/SYCL/>

Repeat The Cycle every 1.5-3 years

Conformance Tests

Working on Implementations

Future SYCL NEXT Proposals

Converge SYCL with ISO C++ and continue to support OpenCL to deploy on more devices


- CPU
- GPU
- FPGA
- AI processors
- Custom Processors

...

SYCL Implementations in Development

SYCL, OpenCL and SPIR-V, as open industry standards, enable flexible integration and deployment of multiple acceleration technologies


SYCL enables Khronos to influence ISO C++ to (eventually) support heterogeneous compute




Multiple Backends in Development
 There is development on supporting SYCL on even more low-level frameworks.
 For more information: <http://sycl.tech>

SYCL user and developer Growth

Star history



Stack Overflow Questions



10X growth over 6 years



SYCL Ecosystem, Research and Benchmarks

Implementations

Research

Benchmarks/Books

Linear Algebra Libraries

Machine Learning Libraries and Parallel Acceleration Frameworks

neoSYCL
SX-AURORA TSUBASA



Celerity
High-level C++ for Accelerator Clusters

ECP PROJECT

kokkos

Direct Programming Benchmark

oneAPI




Taskflow: A General-purpose Parallel and Heterogeneous Task Programming System using Modern C++

Dr. Tsung-Wei (TW) Huang
Department of Electrical and Computer Engineering
University of Utah, Salt Lake City, UT
<https://taskflow.github.io/>

RAJIV

ATLAS EXPERIMENT

alBaka



FREE eBook open

ComputeCpp™

hipSYCL



SYCL-Bench

BLAS	FFT	Math	RAND
SYCLBLAS oneMKL	oneMKL	oneMKL	oneMKL
SOLVER	SPARSE	TENSOR	STL
oneMKL	oneMKL	SYCL-DNN Eigen oneDNN TensorFlow	SYCL Parallel STL oneDPL

KHRONOS GROUP

STREAM HPC

Argonne NATIONAL LABORATORY

QUALCOMM

arm

SYCL™



intel

XILINX

codeplay



University of BRISTOL


AMD

Working Group Members

Creative Commons Attribution 4.0 International License

SYCL in Embedded Systems, Automotive, and AI


Networks trained on high-end desktop and cloud systems




Open industry standards, enable flexible integration and deployment of multiple acceleration technologies



Applications link to compiled inferencing code or call vision/inferencing API



Diverse Embedded Hardware
Multi-core CPUs, GPU
DSPs, FPGAs, Tensor Cores
* Vulkan only runs on GPUs



Safety Critical API Evolution



Typical Automotive ADAS Classifications

- Automotive ADAS / AI application
- Algorithms / Math / AI Libraries
- Khronos® **OpenCL**
- Hardware abstraction layer or "backend"
- Hardware driver

Can SYCL and OpenCL meet the challenges of functional safety

SYCL for Safety Practitioners
Technical article series
Ilya Rudkin, Principle Engineer - Lead Safety Practitioner
Original image credit: Mentor

The SYCL Compute Stack for Automotive applications

New Generation Safety Critical APIs for Graphics, Compute and Display

OpenCL and SYCL SC work will minimize API surface area, reduce ambiguity, UB, increase determinism



Rendering Compute Display

Industry Need for GPU Acceleration APIs designed to ease system safety certification is increasing
ISO 26262 / ASIL-D



Embedded/Automotive/AI/Safety



“For Renesas, SYCL is a key enabler for automotive ADAS/AD software developers,” said **Cyril Cordoba, Director of ADAS Segment Marketing Department, Renesas.**



“Xilinx is excited about the progress achieved with SYCL 2020,” said **Ralph Wittig, fellow, Xilinx.**




“NSITEXE supports the SYCL 2020 technology, which is gaining attention in embedded applications,” said **Hideki Sugimoto, CTO, NSITEXE, Inc.** “




“Imagination recognises the benefit of SYCL across multiple markets. Our software stacks have been designed to improve SYCL performance, enabling a straightforward path to exploit the teraflops of compute performance in our latest IP,” said **Mark Butler, Vice President of Software Engineering, Imagination Technologies.**

SYCL support from embedded systems, through desktops to supercomputers

SYCL in HPC/Supercomputers



Three Pillars of Science Problem




Need Languages that allow control of these Data Issues
Set Data affinity, Data Layout, Data movement, Data Locality, highly Parameterized Code and dynamically compose the algorithms (C++ templates, parallel STL, inlining and fusion, abstractions)

Libraries augment compiler optimizations for Performance Portable programs

Use open standards to run Performance Portable code on new generation, or different vendor's, hardware with compiler optimization, explicit parametrization and dynamically composed algorithm

Today's Supercomputing Development Workflow needs knowledge of system architecture and tools that control data



Based on IWOCCL/SYCLCon 2020 keynote Hal Finkel: <https://www.iwocl.org/wp-content/uploads/iwocl-syclcon-2020-finkel-keynote-slides.pdf>

Exascale computing



“Our users will benefit from features in the SYCL 2020 specification. New features, such as support for unified memory (USM) and reductions, are important capabilities for programming high-performance-computing hardware. ...” said **Nevin Liber, computer scientist, Argonne National Laboratory’s Leadership Computing Facility**



“At Cineca, based on our experience, we confirm the value that SYCL is bringing to the development of high-performance computing in a hybrid environment. ...” said **Sanzio Bassini, director of supercomputing, Application Innovation Dept, Cineca.**

**SYCL support from
embedded systems, through
desktops to supercomputers**

HPC Computing



“... we see modern C++ language-based approaches to accelerator programming, such as SYCL, as an important component of our programming environment offering for users of Perlmutter,” **said Brandon Cook, application performance specialist at NERSC.**

. “...As co-developers of the Celerity project, together with the University of Salerno, we are welcoming these changes and look forward to applying them within distributed-memory research and industry applications, for example as part of the recently launched EuroHPC LIGATE project.” **said Thomas Fahringer, head of the Distributed and Parallel Systems Group at the University of Innsbruck**

SYCL support from embedded systems, through desktops to supercomputers



“The SYCL 2020 final specification brings significant features to the industry that enable C++ developers to more productively build high-performance heterogeneous applications with unified programming across XPU architectures,” **said Jeff McVeigh, Intel vice president, Datacenter XPU Products and Solutions.**



What now?

Deep Dive into HPC future

When I was OpenMP CEO, I learned



OpenMP is great for C and Fortran




SYCL is great for modern C++, AI, Automotive

Here are some opportunities for HPC growth across Europe, Asia

What about Europe? EPI, ARM and RISC-V RVV

ROADMAP




arm

KALRAY

RISC-V

GPP AND COMMON ARCHITECTURE




SYCL as a universal programming model for HPC

Starting with US National Labs

Across Europe, Asia are many Petascale and pre-exascale systems

- With many variety of CPUs GPUs FPGAs, custom devices
- Often with interconnected usage agreements
- Let's look at Europe first:




HPCAsia 2021: neoSYCL thanks to Hiroyuki Takizawa

Open standard for offload programming = SYCL

BFS using Rodina Benchmark at HPC Asia 2021

No loss in performance between using SYCL and VEO

Programming with SYCL
Leads to lower Code
Complexity



Applicaton	VERSION	NLOC	AvgCCN	Avg.token
STREAM	SYCL	148	1.2	96
	VE-Offload	296	3.8	159.7
N-body	SYCL	86	2.7	233.3
	VE-Offload	166	5	240.2
	Origin	66	3.3	173.7
BFS	SYCL	133	4.5	248
	VE-Offload	225	7.4	302
	Origin	116	4.5	196.2

Final words

- SYCL can be a part of a standard programming model for all HPC including Europe/Asia/NA
 - HPC is now used in Embedded and Automotive
- SYCL is home grown EU, UK company led its development since 2012, now open standard with multiple company contributions, lots of European/Asia projects
 - Celerity from the University of Innsbruck and Salerno, CINECA Bologna, neoSYCL
- Moves with ISO C++, updates every 1.5-3 years
- Part of oneAPI
- Adapts to HPC hardware changes, moving towards safety critical
- Adapted by ECP for first Exascale computer in Aurora, now also in the Perlmutter, and we hope in European and Asia HPC

Enabling Industry Engagement

- SYCL working group values industry feedback
 - <https://community.khronos.org/c/sycl>
 - <https://sycl.tech>
- SYCL FAQ
 - <https://www.khronos.org/blog/sycl-2020-what-do-you-need-to-know>
- What features would you like in future SYCL versions?

Open to all!
<https://community.khronos.org/www.khr.io/slack>
<https://app.slack.com/client/TDMDFS87M/CE9UX4CHG>
<https://community.khronos.org/c/sycl/>
<https://stackoverflow.com/questions/tagged/sycl>
<https://www.reddit.com/r/sycl>
<https://github.com/codeplaysoftware/syclacademy>
<https://sycl.tech/>

- **Advisory Panel**
Chaired by Tom Deakin of U of Bristol
- SYCL Advisory Panel meeting here at IWOC/SYCLCon
- Regular meetings to give feedback on roadmap and draft specifications

Public contributions to Specification, Conformance Tests and software
<https://github.com/KhronosGroup/SYCL-CTS>
<https://github.com/KhronosGroup/SYCL-Docs>
<https://github.com/KhronosGroup/SYCL-Shared>
<https://github.com/KhronosGroup/SYCL-Registry>
<https://github.com/KhronosGroup/SyclParallelSTL>

Invited Experts

<https://www.khronos.org/advisors/>

Khronos members

<https://www.khronos.org/members/>
<https://www.khronos.org/registry/SYCL/>

